Submodule Temperature Regulation and Balancing in Modular Multilevel Converters

Jorge Gonçalves, Senior Member, IEEE, Daniel J. Rogers, Member, IEEE, and Jun Liang, Senior Member, IEEE

Abstract-In modular multilevel converters (MMCs), tem-5 perature control of semiconductor devices in the submod-6 ules (SMs) is a key factor for the safe and reliable opera-7 tion. Under normal operation, significant temperature differ-8 ences can exist between SMs due to, for example, aging of 9 semiconductor modules and module parameter mismatch. 10 This paper presents a method for achieving SM thermal bal-11 ancing by controlling the capacitor voltage of each SM in an 12 arm, while maintaining the sum of the SM capacitor voltages 13 at a constant value in order to regulate the dc-link voltage. 14 The proposed temperature balancing strategy is validated 15 using an experimental MMC setup with three SMs, where an 16 increase in the thermal resistance to ambient of one or more 17 18 SM semiconductors is created by restricting coolant flow to simulate a partial failure in the cooling system. Increases 19 in the thermal resistance by 21% and 42%, corresponding 20 to temperature increases of 5 and 10 °C, respectively, are 21 22 managed by three SMs, using a capacitor voltage margin of 60%. 23

3

28

29

30

31

32

33

34

35

36

Index Terms—Capacitor voltage balancing, electronics
 cooling, modular multilevel converter (MMC), power semi conductor devices, temperature control, thermal manage ment of electronics.

I. INTRODUCTION

M ODULAR multilevel converters (MMCs) are a widely used voltage source converter (VSC) topology for medium voltage drives [1] and high-voltage direct current (HVdc) transmission systems [2]. For industrial applications [3], dozens or even hundreds of submodules (SMs), each supporting a few kilovolts, are employed to produce a quasi-sinusoidal voltage waveform from a dc-link. This SM-based structure distributes the stored energy across the SM capacitors instead of

Manuscript received April 8, 2017; revised August 30, 2017 and November 6, 2017; accepted December 28, 2017. This work was supported by the People Programme (Marie Curie Actions) of the European Union's Seventh Framework Programme FP7/2007-2013/under REA Grant 317221, project title MEDOW. (*Corresponding author: Jorge Goncalves.*)

J. Gonçalves was with the School of Engineering, Cardiff University, Cardiff CF24 3AA, U.K. He is now with GE Power-Grid Solutions, Stafford ST1s7 4LN, U.K. (e-mail: jorgemiguelgoncalves@gmail.com).

D. J. Rogers is with the Energy and Power Group, Department of Engineering Science, University of Oxford, Oxford OX1 2JD, U.K. (e-mail: dan.rogers@eng.ox.ac.uk).

J. Liang is with the School of Engineering, Cardiff University, Cardiff CF24 3AA, U.K. (e-mail: LiangJ1@cardiff.ac.uk).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TIE.2018.2795588

using a single high-voltage dc-link capacitor as in conventional 37 two- and three-level converters. 38

MMCs present additional control and operational challenges 39 when compared with two- and three-level topologies, as well as 40 diode-clamped and multilevel flying capacitor topologies [4]. 41 The control system of an MMC includes additional layers, e.g., 42 to eliminate circulating currents within the converter arms [5] 43 and a dedicated capacitor voltage balancing algorithm [6], re-44 sponsible for sharing voltage equally across all operating SMs, 45 which are inserted and bypassed in order to generate a multilevel 46 ac voltage waveform. 47

For the reliable operation of any power converter, including 48 MMCs, the temperature of the semiconductor switches in the 49 SMs should be limited in order to avoid damage resulting from 50 overtemperature and thermal cycling [7]. Under abnormal con-51 ditions such as overload or system cooling malfunction, one 52 or more SMs may suffer a large temperature increase. Previ-53 ous works [8], [9] have addressed system-level thermal control 54 strategies for two- and three-level converters. Although some of 55 these works have been extended for MMCs [10], thermal man-56 agement strategies operating at the SM-level have not yet been 57 proposed. It has also been shown that it is possible to achieve 58 significantly different temperatures between the SMs of an arm 59 during normal operation due to the load conditions [11], result-60 ing in unequal current and loss distribution between the dies in 61 the semiconductor modules. 62

Long-term operation of an MMC can be affected by capaci-63 tance ageing [12], parameter mismatch between SMs or partial 64 cooling failures [13] that can lead to significant temperature 65 differences among SMs. This poses a significant threat to the 66 normal operation of the MMC as the power semiconductor de-67 vices have been identified as the components that fail most often 68 in power electronic converters [14]. Their lifetime is mainly de-69 fined by the amplitude of thermal cycles and the peak junction 70 temperature value [7]. Excessive values of either may lead to 71 premature ageing and failure, which in turn affect maintenance 72 strategies and the overall reliability of the converter station [15]. 73

Temperature control in power converters may be achieved by 74 controlling semiconductor losses, with the majority of losses in 75 the SMs' semiconductors being conduction losses. Switching 76 losses in MMCs are usually a small proportion of total losses 77 as a result of a low switching frequency, which is typically a 78 few hundred hertz [16]. Conduction losses are dependent only 79 on the magnitude of the arm current [11] and are equal in all 80 SMs (each SM has one power device conducting at all times). 81

This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/



Fig. 1. MMC: (a) single-phase configuration with HB SMs and (b) proposed per-arm individual SM voltage control strategy.

SM temperature therefore can only be controlled independently by modifying switching losses through the modulation of its capacitor voltage. This poses a challenge as typical capacitor voltage algorithms are implemented per phase arm [16] in order to regulate all capacitor voltages to a shared nominal value, independent of the load conditions, i.e., they do not allow independently controlling SM capacitor voltages.

This work implements a modification of the classic MMC 89 capacitor voltage balancing scheme [17] to allow independent 90 regulation of N-1 SM voltages within an arm while main-91 taining the total arm voltage regulated at a reference value. An 92 SM temperature equalization method is proposed that compen-93 sates for cooling imbalances across the SMs by modulation of 94 the capacitor voltages (and thereby modulation of switching 95 96 losses). When an SM possesses a higher temperature than the others, its voltage is decreased and the available operating volt-97 age margin in the remaining SMs is exploited in order to com-98 pensate for this decrease, ensuring the total arm voltage, hence 99 the dc-link voltage, remains constant. As the control algorithm 100 relies on the individual SMs' junction temperature feedback, 101 102 which is not normally accessible, the individual die temperature of the semiconductors in each SM is calculated using volt-103 104 age and current measurements and semiconductor module case temperature, which are readily available. The effectiveness of 105 the proposed individual SM temperature regulation and capac-106 itor voltage balancing method is validated in simulation using 107 MATLAB/Simulink and the piece-wise linear electric circuit 108 simulation (PLECS) Toolbox [18] and experimentally verified 109 in a scaled-down laboratory setup. 110

This paper is organized as follows: the control and operation 111 of an MMC and the electrothermal dynamics of semiconductors 112 are presented in Section II. The concept of including an estima-113 tion of junction temperature in the voltage balancing control 114 and the proposed thermal regulation and balancing method is 115 described in Section III. Simulation results for the voltage-116 temperature balancing algorithm are presented in Section IV 117 and the results of experimental thermal regulation of an MMC 118 arm with three SMs are discussed in Section V. Section VI 119 discusses the limitation of the temperature calculation method 120 used in this work and the stability of SMs' temperature regula-121 tion, and analyzes the scalability of the proposed method when 122 123 applied to MMCs with a large number of SMs.

II. CONTROL AND OPERATION OF MMCs

A. Capacitor Voltage Control

The structure of one phase of an MMC is represented 126 in Fig. 1(a). Each phase is composed of two arms, each 127 arm consisting of an inductor L_{arm} to limit the amplitude 128 of the arm circulating current and fault currents [6], and 129 a series of SMs. Frequently, an arm resistance $R_{\rm arm}$ is in-130 cluded to model inter-SM bus connection losses. Each SM 131 can have different configurations [2]; a half-bridge (HB) 132 configuration is considered in this paper, consisting of two 133 insulated-gate bipolar transistors (IGBTs) with antiparallel-134 connected diodes and a capacitor C. i_{up} , i_{low} , i_g , and i_{circ} are 135 the upper arm, lower arm, ac-side, and circulating currents, 136 respectively. 137

A key challenge in MMCs is the balancing of SM capac-138 itor voltages and extensive work has been done in this area 139 [16], [19]–[22]. These methods typically compare each SM 140 capacitor voltage to an implicit reference of $\frac{v_{dc}}{N}$, i.e., the dc-141 link voltage is shared equally by the operating SMs. Instead 142 of this approach, in this work, a modified SM capacitor volt-143 age balancing strategy, based on the one proposed in [23], 144 is utilized. The proposed strategy enables direct SM capaci-145 tor voltage control while keeping the total arm voltage reg-146 ulated to its reference value and is shown in Fig. 1(b) for 147 the upper arm of an MMC with N SMs. The strategy is im-148 plemented in each arm and comprises two cascaded control 149 levels: 150

- 1) Averaging control, implemented per arm and used to 151 enforce an average capacitor voltage of $v_{\text{SM nom}}^* = \frac{v_{\text{arm}}^*}{N}$ 152 across all SMs in an arm, thus regulating the arm voltage 153 to its reference v_{arm}^* ; 154
- 2) Balancing control, implemented for each SM k and responsible for forcing each capacitor voltage $v_{C k}$ to follow 156 an individual reference $v_{\text{SM nom}}^* + \Delta v_{\text{SM } k}$. 157

The ac voltage command V_{ref} is provided by the high-level 158 VSC control of the converter and the dc voltage v_{dc} is included as 159 a feed-forward term. The carrier waveforms of the pulse-width 160 modulation (PWM) scheme are phase-shifted by $(360/N)^{\circ}$ for 161 each SM to improve the current control and reduce harmonic 162 content. Consequently, the arm will produce a multilevel voltage 163 waveform with N + 1 levels. 164

TABLE I SEMICONDUCTOR SPECIFICATIONS FOR THE IGBT MODULE FF75R12YT3

IGBT			Diode		
Parameter	Value	Unit	Parameter	Value	Unit
$\overline{V_{0,O}}$	0.6563	V	$V_{0,D}$	0.6263	V
$V_1 \hat{o}$	0.0018	V/°C	V_{1D}	0.0030	V/°C
$R_{0,O}$	0.0142	Ω	$R_{0,D}$	0.0042	Ω
$R_{1,0}$	0.0001	$\Omega/^{\circ}C$	$R_{1 D}^{0 D}$	0.0002	$\Omega/^{\circ}C$
$E_0 \hat{o}$	0.2233	J/A	$E_0 D$	0.1135	J/A
$E_1 Q$	0.0002	J/A^2	$E_{1 D}^{3 D}$	0.0004	J/A^2

165 B. Semiconductor Losses and Temperature Calculation

166 The specifications of the semiconductor module provided by the manufacturer can be used to approximate semiconductor 167 losses. The characteristic curves for conduction and switching 168 loss calculations can typically be accurately approximated with a 169 second-order polynomial curve [24] using a least-squares curve 170 fitting method applied to the semiconductor module datasheet 171 172 information. Parameters for the device modeled here are shown in Table I. 173

174 **1)** Conduction Losses: IGBTs and diodes are modeled as a constant voltage drop V_0 and a series resistance R_0 and losses calculated considering the average (I_{avg}) and rms (I_{rms}) values of the arm current. Including a first-order approximation for temperature (T) dependency on the curve-fitting coefficients V_Q , R_Q , V_D , and R_D , conduction losses for the IGBT (Q) and diode (D) dies are calculated as follows:

$$P_C (I_{\text{avg}}, I_{\text{rms}}, T) = (V_0 + V_1 T) I_{\text{avg}} + (R_0 + R_1 T) I_{\text{rms}}^2.$$
(1)

2) Switching Losses: At every switching instant, the total switching-loss energies E_{total} (turn-ON and turn-OFF losses for IGBTs and turn-off losses for diodes) are determined using the rms value of the arm current and scaled by the ratio of the SM capacitor voltage to the reference voltage $V_{\text{CE}}^{\text{ref}} = 600 \text{ V}$. Switching losses for the IGBT and diode are determined by:

$$P_{sw}\left(I_{\rm rms}, v_{\rm SM}, f_{sw}\right) = E_{\rm Total}\left(I_{\rm rms}\right) \frac{v_{\rm SM}}{v_{\rm CE}^{\rm ref}} f_{sw}.$$
 (2)

The total losses P_L in the IGBT and diode dies are calculated as the sum of conduction and switching losses.

3) Temperature Calculation: The equivalent thermal net-189 work diagram shown in Fig. 2(a) is used to calculate the tem-190 perature of the dies, and the thermal resistances are given in 191 Table II. The semiconductor modules are liquid cooled and it is 192 assumed that the coolant temperature is known. An embedded 193 thermistor in the semiconductor module provides a measure-194 ment T_m of the case temperature (T_{Case}) in each module and is 195 used for the calculation of the junction temperature in the silicon 196 dies. 197

The junction temperatures of the IGBT and diode parts for each SM k are calculated by:

$$T_{Q k} = P_{L Q} R_{\text{th JC }Q} + T_{m k}$$

$$T_{D k} = P_{L D} R_{\text{th JC }D} + T_{m k}.$$
(3)



Fig. 2. Semiconductor module FF75R12YT3: (a) equivalent thermal network diagram (adapted from [25]) and (b) comparison between the dynamic behavior of junction and calculated temperatures. T_{Case} is measured by a thermistor.

TABLE II THERMAL NETWORK PARAMETERS

Parameter	Value	Unit
Thermal Resistance Junction to Case per IGBT $R_{\text{th JC},Q}$	0.36	°C/W
Thermal Resistance Case to Heat Sink per IGBT $R_{\text{th CHS }Q}$	0.20	°C/W
Thermal Resistance Junction to Case per Diode $R_{\text{th JC}D}$	0.60	°C/W
Thermal Resistance Case to Heat Sink per Diode $R_{\text{th CHS }D}$	0.25	°C/W
Thermal Resistance Heat Sink to Coolant $R_{\text{th} \text{HSCoolant}}$	0.45	°C/W
Thermal Capacitance of Heat Sink $(C_{\text{th} \text{HSCoolant}})$	167	$J/^{\circ}C$

The thermal resistances allow the direct calculation of junction temperature under static conditions. The case temperature measurement captures the thermal time constant $\tau = 202$ $R_{\text{th HSCoolant}}C_{\text{th HSCoolant}}$. The much smaller thermal time constant associated with the die is neglected and as a result the calculation tends to produce transient under and overtemperature values, as illustrated in Fig. 2(b).

III. PROPOSED CONTROL STRATEGY FOR SUBMODULES 207 TEMPERATURE REGULATION 208

A. Description of the Temperature Control Strategy

Temperature control is exerted using the voltage difference 210 input $\Delta v_{\rm SM}$ ($\Delta v_{\rm SM}$ is responsible for modifying each SM volt-211 age from a starting assumption of equal voltages). The voltage 212 differentials $\Delta v_{\rm SM} k$ are set as a function of the temperature of 213 SM k, as represented in the submodule temperature control loop 214 in Fig. 1(b). The SM temperature is set to the maximum value 215 of the individual die temperatures in each SM k as follows: 216

$$T_{\text{SM}\,k} = \max\{T_{Q1\,k}, T_{D1\,k}, T_{Q2\,k}, T_{D2\,k}\}.$$
(4)

The calculated SM temperature is compared with the average 217 temperature T_{avg} of all SMs in the arm and the difference fed 218 to a PI controller which will determine the voltage differential 219 $\Delta v_{\rm SM}$ to be added to each individual SM voltage reference. 220 A first-order low-pass filter is included to reduce noise in the 221 temperature measurement. This scheme ensures that a single 222 SM is not responsible for voltage balancing alone, i.e., there is 223 no "master" SM used to achieve thermal regulation: all available 224 SMs participate in the voltage-temperature balancing process 225 equally. 226



Fig. 3. Operational voltage limits in a submodule.

Considering a semiconductor module with a maximum rated 227 voltage v_{MAX} and a nominal SM operating voltage v_{SMnom} , its 228 voltage limits and different operating areas are represented in 229 Fig. 3. The voltage balancing margin is here defined as the 230 span of a capacitor voltage balancing margin, where a value 231 $\delta v_{\rm SM\,nom} \pm 10\%$ is typically considered [26] around the aver-232 age capacitor voltage $v_{\rm SM nom}$. The operational voltage margin 233 is effectively the exploitable voltage slack between the maxi-234 mum nominal operating voltage plus half the voltage balancing 235 margin $\delta v_{\rm SM nom}$, and the voltage limit $v_{\rm SM max}$ for the safe oper-236 ation of the semiconductors. This ensures the necessary voltage 237 margin to survive transients such as those resulting from SM 238 bypass and fault ride-through. The forbidden operating area 239 240 corresponds to the remaining possible voltage value up to the upper limit v_{MAX} , which is the maximum value between the 241 rated capacitor voltage and the semiconductor safe operating 242 area (SOA) maximum voltage given the nominal current. 243

To ensure that the capacitor voltage of each SM is properly regulated up to a maximum value of $v_{\text{SM}\text{max}}$, saturation blocks are included in the control system of Fig. 1(b) and the PI controllers include a back-calculation antiwindup mechanism [27].

248 B. Analysis and Limitations of the Thermal Regulation

Considering an SM operating with a capacitor voltage $v_{SM(0)}$, its initial (maximum SM) temperature is $T_{(0)}$. When an external thermal disturbance ΔT is applied to the SM and temperature regulation does not occur, the temperature will rise to $T_{(1)}$:

$$T_{(1)} = P_{L(1)}R_{\rm th} + T_{m\,0} + \Delta T.$$
(5)

The thermal disturbance can, for instance, be caused by an 253 increase in the thermal resistance of the module due to ageing 254 [28] or result from a partial cooling failure of the system [13], 255 leading to an increase in the measured temperature value T_m . 256 If the proposed thermal regulation process is implemented, 257 and assuming $v_{\rm SM\,max}$ has not been reached, i.e., there is an 258 operational voltage margin in the SMs, each of the N available 259 SMs will share an equal part $\frac{\Delta T}{N}$ of the total disturbance and 260 the new SM voltage will be regulated to: 261

$$v_{\rm SM1} = v_{\rm SM0} + \Delta v_{\rm SM}.\tag{6}$$

And the new $T_{(2)}$ temperature will be lower:

$$T_{(2)} = T_{(0)} + \frac{\Delta T}{N} = P_{L(2)}R_{\text{th}} + T_{m\,0} + \Delta T.$$
 (7)

Substituting (1) and (2) into (7) and rearranging as a function 263 of the voltage difference $\Delta v_{\rm SM}$ yields: 264

$$\Delta v_{\rm SM} = \frac{\Delta T \left(\frac{1}{N} \left(1 - R_{\rm th} \left(V_1 I_{\rm avg} + R_1 I_{\rm rms}^2 \right) \right) - 1 \right)}{R_{\rm th} \left(E_0 I_{\rm rms} + E_1 I_{\rm rms}^2 \right) \frac{f_{s\,w}}{V_{\rm CE}^{\rm ref}}}.$$
 (8)

It can be observed from (8) that the magnitude of the voltage 265 difference Δv_{SM} is inversely proportional to the number of SMs 266 N and directly proportional to the magnitude of the thermal 267 disturbance ΔT . Accordingly, for a given thermal disturbance, 268 the larger the number of SMs, the smaller the capacitor voltage 269 variations become. However, an increase in the number of SMs 270 to dozens or hundreds is typically accompanied by a reduction 271 in the individual SM switching frequency f_{sw} in (8), which will 272 lead to larger capacitor voltage variations. 273

The remaining SMs aiding in the thermal regulation, with an 274 initial voltage $v_{\text{SM}0} = v_{\text{SM nom}}^*$, will suffer a voltage regulation 275 to a new value $v_{\text{SM}\chi}$ given by: 276

$$v_{\rm SM\,\chi} = \frac{v_{\rm arm}^* - v_{\rm SM\,0} + \Delta \, v_{\rm SM}}{N - 1} \tag{9}$$

which shows a reduction in the capacitor voltage variation as the 277 number of SMs increases. It should be noted that the capacitor 278 voltages are subjected to the limit imposed by the saturation 279 block in the submodule temperature control loop in Fig. 1(b), 280 and therefore will be kept below the maximum value $v_{\rm SM\,max}$ at 281 all times. Although the amplitude of these variations is limited 282 due to the rating of the system and SOA, it effectively develops 283 a need for an increased rating (and therefore cost) of each SM. 284 An economic comparison could be performed to quantify the 285 additional cost, as well as the resulting expected increase in 286 converter lifetime and reliability. 287

The proposed strategy leads to an even distribution of the thermal stress across the operating SMs at all times, without using redundant SMs typically included in MMCs [6]. The redundant SMs are therefore still available to be used for failsafe functionality, e.g., if excessive temperatures destroy a semiconductor module or if further problems such as internal SM faults occur, ensuring the MMC can operate with a high reliability [15].

The method proposed in this work relies on a phase-shifted 295 PWM scheme to enable individual and independent SM capac-296 itor voltage control. As the number of SMs increases to trans-297 mission voltage levels, e.g., hundreds of SMs per arm, more 298 efficient modulation strategies such as staircase methods [6] are 299 typically employed, which are not compatible with the capacitor 300 voltage control strategy proposed in this work and that under-301 pins the control strategy for SMs temperature regulation. This 302 strategy is therefore aimed at MMCs with a low or medium num-303 ber of SMs, such as medium voltage drives and the MMC CTL 304 implementation [26], and employing PWM-based techniques. 305

IV. SIMULATION RESULTS 306

A. Description of the Test System

The proposed method is validated in MATLAB/Simulink using the PLECS Toolbox [18], with the parameters of the MMC 309 represented in Table III. The thermal network of Fig. 2 is implemented for HB semiconductor modules FF75R12YT3 from 311 Infineon [25] using the datasheet parameters in Table II. 312

TABLE III System Parameters

Parameter	Value	Unit
Number of Submodules per arm (N)	3	_
Submodule Capacitance (C_{SM})	4.7	mF
Arm Inductance (L_{arm})	3.3	mH
Nominal Submodule Voltage $\left(v_{\text{SM nom}}^*\right)$	50	V
Submodule Operating Voltage Limit $(v_{SM max})$	80	V
Nominal (Reference) Arm Voltage (v_{arm}^*)	150	V
Carrier Frequency (f_{sw})	2.5	kHz
Fundamental Frequency (f_0)	50	Hz
Nominal Coolant Temperature $(T_{coolant})$	50	°C

313 As shown in Table III, the nominal operating voltage of the SMs is $V_{\rm SM\,nom} = 50$ V, which is much smaller than the 314 maximum rated collector-emitter voltage of the semiconductor 315 module, $v_{\text{CE max}} = 1200$ V, and the collector-emitter voltage to 316 which the datasheet loss values are referenced ($v_{CE} = 600$ V). 317 This reduced ratio is due to the rating of the experimental setup 318 and diminishes the effect of switching losses on the overall semi-319 conductor losses. In order to compensate for this limitation, the 320 frequency f_{sw} of the triangular carriers is set to 2.5 kHz. Al-321 though this value is significantly higher than the typical values 322 used (hundreds of hertz), it allows the $\frac{v_{SM}}{v_{CE}^{max}} f_{sw}$ ratio in (2) to ap-323 proximate the operating electrical conditions of a commercial 324 325 SM. A maximum operating voltage of $v_{\text{SM max}} = 80 \text{ V}$ (60%) voltage increase) is considered. 326

The operation of the converter without the proposed individ-327 ual SM voltage control method is presented initially, followed by 328 329 a case study where the SM voltages are regulated to equalize the calculated die temperatures due to thermal disturbances. These 330 disturbances are assumed to result from partial cooling system 331 failures, resulting in temperature increases of 5 and 10 °C, cor-332 responding to an increase of 21% and 42%, respectively, in the 333 334 thermal resistance to ambient of the semiconductor module. The setup is composed of three SMs (SM 1-3) and the disturbances 335 are applied to SM 1 and SM 2, at 150 and 450 s, respectively. 336

337 B. Dynamic Performance

The response of the SM voltages, maximum calculated die temperatures, and measured case temperatures are shown in Fig. 4(a), when the thermal balancing algorithm is not active, i.e., individual SM voltage control does not occur.

The SMs' voltages are balanced around their nominal value 342 $v_{\rm SM\,nom}^* = 50$ V and it can be observed that due to a large SM 343 capacitance value (4.7 mF), the low frequency ripple in this 344 system has a very small amplitude. For a peak arm current of 345 23 A, the maximum calculated die temperatures are the same 346 in all SMs, with the lower IGBT Q2 in each module having 347 the highest temperature (\approx 77 °C) and so determining the $T_{\rm SM}$ 348 temperature to be used for the voltage regulation process. 349

When the increase in the thermal resistance is applied to SM 1 and SM 2 at t = 150 s and t = 450 s, respectively, their measured and calculated junction temperatures start to increase with a time constant $\tau = RC = 0.45 \times 167 \approx 75$ s, imposed by the thermal resistance and the thermal capacitance of the heat



Fig. 4. Simulation of response of submodules, voltages and temperatures without thermal regulation: (a) submodules' voltages and temperatures and arm current and (b) multilevel arm voltage waveform and arm current.

sink and the coolant. When the temperatures reach a steady state, 355 5 and 10 °C temperature imbalances exist between SM 1 (82 °C) 356 and SM 2 (87 °C), and SM 3 (77 °C), respectively, for both 357 measured case temperatures and calculated die temperatures. 358 Since the thermal balancing algorithm is not enabled, the SM 359 capacitor voltages remain unchanged and generate a standard 360 four-level arm voltage waveform, regulated to its nominal peak 361 value of 150 V as represented in Fig. 4(b). The waveform has a 362 total harmonic distortion (THD) value of 35.47%. 363

The response of the SM (maximum die) temperatures to the 364 peak arm current reference step from 23 to 28 A at t = 800 s 365 is also shown in Fig. 4(a). The junction temperature has an 366 instantaneous variation due to the purely resistive thermal net-367 work model of the semiconductor module, as shown in Fig. 2(a), 368 which does not affect the performance of the submodule tem-369 perature control loop because its bandwidth ($\tau \approx 75$ s) is much 370 lower than the time constant of the capacitor voltage regula-371 tion. The arm voltage remains unchanged during the current 372 reference step, as represented in Fig. 4(b). 373

C. Voltage Regulation With Thermal Disturbance 374

The results with the proposed balancing control are shown in 375 Fig. 5(a). When the thermal resistance of SM 1 increases at t =376 150 s and its temperature starts to increase, its capacitor voltage 377 is decreased to 28 V ($\Delta v_{SM} = 22$ V), while the difference to 378 the nominal value is equally compensated by an increase in 379 capacitor voltages of both SMs 2 and 3 to 61 V. This results 380 in all the SMs calculated die temperatures being equalized at 381 approximately 78.5 °C. These results are in agreement with the 382 expected capacitor variation of $\Delta v_{SM} = 22.07$ V obtained using 383 (8) and $v_{\text{SM}\chi} = 61.04$ V using (9). 384



Fig. 5. Simulation of submodules' thermal regulation as a response to a thermal disturbance: (a) submodules' voltages and temperatures and (b) multilevel arm voltage waveform as a result of unbalanced SM voltages.

When the thermal resistance of SM 2 increases at t = 450 s. 385 386 its temperature will initially increase faster as the result of a larger disturbance. Similarly to the initial disturbance applied to 387 SM 1, SM 2 capacitor voltage is diminished as a means to regu-388 late the maximum die temperature, while the voltage difference 389 to the nominal value of 50 V is compensated by an increase in 390 the voltage of SM 3 and SM 1, whose voltage was decreased 391 392 previously as a result of the first disturbance. At approximately t = 720 s, SM 3 voltage reaches the maximum operating limit 393 $v_{\rm SM\,max} = 80$ V and since SM 1 voltage was regulated to ensure 394 a thermal equilibrium is reached, SM 2 voltage is further de-395 creased in order to ensure that the arm voltage is set at 150 V. 396 Although SM 1 and SM 3 reach a thermal equilibrium tem-397 398 perature of 81.5 °C, SM 2 temperature continues to increase, reaching a steady-state value of approximately 82 °C. 399

While the total arm voltage v_{arm} remains regulated to 400 150 V, as shown in Fig. 5(b), the multilevel waveform appears 401 distorted when compared to Fig. 4(b) as a result of unbalanced 402 SM voltages, with its THD increasing to 47.75%. Nonethe-403 404 less, the use of SM capacitor voltage feed-forward, shown in Fig. 1(b), enables the fundamental component of the arm voltage 405 $(v_{\rm sine})$ to remain unchanged. The voltage waveform distortion 406 407 caused by the thermal regulation process may be partially compensated by employing alternative modulation schemes such as 408 409 the ones proposed in [29] and [30].

V. EXPERIMENTAL RESULTS

411 A. Description of the Test System

410

The performance of the proposed method is validated using an experimental MMC arm, with parameters as in Table III. The complete laboratory setup is represented in Fig. 6(a) and is controlled by an ARM real-time processor and a Xilinx FPGA



Fig. 6. Experimental MMC setup: (a) physical assembly and (b) submodule voltages (top, 2 V/div), arm current (middle, 20 V/div), and multilevel arm voltage (bottom, 100 V/div). Horizontal scale: 20 ms/div.

in a National Instruments myRIO board using LabVIEW [31]. 416 Three HB semiconductor modules (FF75R12YT3 from Infineon 417 [25]) are mounted on separate liquid cooled heat sinks including 418 a thermal grease layer, where each heat sink has an individual 419 control valve, used to regulate the coolant (water) flow from 420 a temperature-controlled circulating bath. The coolant temper-421 ature is kept at 50 °C throughout the experiments using the 422 temperature regulation feature of the circulating bath. 423

An embedded thermistor inside the semiconductor modules 424 provides a measurement of the case temperature, used as an 425 input for the temperature calculation expressions in (3). A firstorder low-pass filter with a cutoff frequency of 5 Hz was used 427 in order to remove some of the noise from the case temperature measurements. 429

The thermal imbalances are caused by controlled partial cooling failures, applied to two SMs in a two-step procedure. Characterization tests concluded that for specific valve positions, approximately one-third and two-third of the fully open position, the desired temperature increases of 5 and 10 °C, respectively, are achieved.

B. Dynamic Performance

The steady-state SM voltages (top), arm current (middle), and 437 arm voltage (bottom) are shown in Fig. 6(b). The SM voltages 438 are balanced around their nominal value and the multilevel arm 439 voltage waveform exhibits four distinct and well-defined levels. 440

436

450

The effect of partial cooling failures of the individual tem-441 peratures of the SMs without regulation is shown in Fig. 7(a). It 442 can be observed that without any SM capacitor voltage control 443 action, individual SM temperatures differ significantly and the 444 arm voltage is regulated to 150 V, as demonstrated in Fig. 7(b), 445 even during the current reference step at t = 800 s. The response 446 of the maximum die temperature in the SMs to an arm current 447 step from 23 to 28 A is also in good agreement with simulation 448 results of Fig. 4(b). 449

C. Voltage Regulation With Thermal Disturbance

When the proposed balancing control is implemented, as represented in Fig. 8(a), the cascaded 63% increase in the thermal resistance of the semiconductor modules leads to the regulation of capacitor voltages for SMs 1–3 to 47, 23, and 80 V, respectively, which are in good agreement with simulation results. Despite the distortion caused by the uneven voltage



Fig. 7. Experimental response of submodules' voltages and temperatures without thermal regulation for a thermal disturbance: (a) submodule voltages and temperatures and (b) multilevel arm voltage waveform and arm current.



Fig. 8. Experimental submodules thermal regulation as a response to a thermal disturbance: (a) submodule voltages and temperatures and (b) multilevel arm voltage waveform as a result of unbalanced SM voltages.

term steps, the fundamental frequency component of the multilevel voltage waveform in Fig. 8(b) remains unchanged compared to the scenario in Fig. 7(b) where all SM voltages are regulated to $v_{\text{SM nom}}^* = 50 \text{ V}.$

Similarly to the simulation results in Fig. 5(a), the experimental results of Fig. 8(a) demonstrate the validity of the proposed algorithm in the equalization of the maximum calculated junction temperatures (middle plots), despite different measured case temperatures as a result of the thermal imbalances (bottom 465 plots). 466

A. Temperature Estimation

The equalization of the estimated junction temperatures 469 through the balancing strategy ensures similar thermal conditions for the semiconductor dies, which is expected to translate 471 into a similar lifetime expectation for all the SMs [32], leading 472 to an increased converter reliability [15] and more predictable 473 lifetime behavior when compared to strategies without thermal 474 regulation and balancing. 475

The use of an estimation of the temperature in the dies makes 476 the implementation of this method straightforward. The temper-477 ature calculation in (3) relies on the accurate knowledge of the 478 semiconductor module parameters such as turn-ON and turn-OFF 479 energies and thermal resistances. Although these are assumed to 480 be constant over the lifetime of the converter, their values may, 481 in practice, change as the modules age, e.g., thermal resistances 482 may increase due to the formation of thermal voids in the solder 483 layer of the module. This could be overcome by online thermal 484 resistance monitoring methods such as in [33]. Alternatively, 485 other die temperature estimation methods that are not sensitive 486 to the variation of the thermal resistance with time, such as the 487 ones identified in [34], can be employed. 488

B. Stability of Submodule Temperature Regulation 489

The proposed submodule temperature control loop regulates 490 SM capacitor voltages to prevent SM temperature from reaching 491 dangerous values and must therefore avoid temperature overshoots. Using the principle of bandwidth separation between 493 the cascaded loops and neglecting constant disturbances, the 494 open-loop transfer function G(s) of the system can be defined 495 as follows: 496

$$G(s) = K_{PT} \left(\frac{1 + sT_{IT}}{sT_{IT}}\right) \left[K_c \left(\frac{1}{1 + \tau}\right) \left(\frac{1}{1 + sT_{eq}}\right)\right]$$
(10)

where the gain K_c is defined as follows:

$$K_c = \left(\frac{R_{\text{th}JCI}E_{\text{Total}}\left(I_{\text{rms}}\right)f_{sw}}{3v_{\text{CE}}^{\text{ref}}}\right).$$
 (11)

And K_{PT} and K_{IT} are the proportional and integral gains, 498 respectively, of the PI controller in the submodule temperature 499 control loop of Fig. 1(b), τ is the low-pass filter time constant, 500 and $T_{eq} = 1/2f_{sw}$ corresponds to the delay of the control loop 501 due to the PWM scheme. 502

The modulus optimum criterion [35] is utilized to tune the 503 PI controller in the submodule temperature control loop. The 504 zero of the PI controller is selected to cancel the largest time 505 constant, while the closed loop gain should be larger than unity 506 for as high frequencies as possible. The PI controller parameters 507 are defined as follows: 508

$$\begin{cases} K_{PT} = \frac{\tau}{2T_{eq}K_c}.\\ K_{IT} = \tau \end{cases}$$
(12)

468



Fig. 9. Bode diagram of the submodule temperature control open-loop transfer function.

509 And the open-loop transfer function becomes:

$$G(s) = \frac{1}{2T_{eq}} \frac{1}{s(1+sT_{eq})}.$$
(13)

From which, it can be observed that the system possesses one pole at the origin and one real pole located at $\omega_n = -1/Teq =$ -5000 rad/s. The system is, therefore, stable and there will be no oscillations or overshoot in the temperature.

The bode plot of the transfer function in (13) is represented in Fig. 9, where it can be observed that the system possesses a generous phase margin of 65° and an infinite gain margin. In practice, this means the system can robustly handle phase uncertainty and time delays.

519 C. Scalability of SM Temperature Balancing

520 In the simulations and experiments presented so far, since at any moment only two SMs are available to share the voltage 521 from a "hot" SM, only small imbalances can be corrected, at the 522 expense of quite divergent capacitor voltages. In HVdc appli-523 cations, where dozens or hundreds of SMs are used, semicon-524 ductors present lower normalized conduction losses and larger 525 switching energy loss [36] (this is typical for high voltage de-526 vices used in HVdc in the 3.3–6.5 kV range). Thus, temperature 527 control can be achieved using smaller capacitor voltage varia-528 tions from their nominal value, resulting in significantly lower 529 multilevel voltage waveform distortion. 530

Considering an MMC with ten SMs per arm, the system data 531 from [10] are used to demonstrate the scalability of the proposed 532 method, where $v_{\text{SM nom}}^* = 3.0$ kV. Two cascaded disturbances of 533 10 ° C are applied to two SMs (SM 1 and SM 2) and the results 534 are shown in Fig. 10(a). It can be observed that the thermal 535 disturbances lead to a final value of 3.17 kV (5.6% voltage vari-536 ation) for all the SMs sharing the additional voltage, compared 537 to a maximum variation of 30 V (60%) for SM 3 in the MMC 538 with only three SMs; hence higher thermal unbalances can be 539 corrected. The temperature increase in the SMs sharing the volt-540 age burden is also smaller, ≈ 1 °C per thermal disturbance per 541 SM, given its division by the higher number of available SMs. 542

Thermal imbalances of 10 °C lead to a voltage variation of 750 V in SM 1 and SM 2, which is in good agreement with $\Delta v_{\text{SM}} = 749.35$ V obtained using (8). After the first imbalance, the unaffected SM voltages are regulated to $v_{\text{SM}\chi} = 3083$ V,



Fig. 10. Submodules' thermal regulation for a thermal disturbance: (a) submodules' voltages and temperatures and (b) multilevel arm voltage waveform—without thermal regulation (left) and as a result of unbalanced SM voltages (right).

which represents a 2.8% voltage increase from their nominal 547 value. A similar voltage regulation occurs after the second 10 °C 548 imbalance, resulting in final SM voltages of $v_{\text{SM}\chi} = 3166 \text{ V}$, 549 also in good agreement with the value of 3.17 kV obtained in 550 simulation. 551

It can be seen in Fig. 10(b) that there is very little distortion on 552 the multilevel voltage waveform on the right (THD = 11.61%), 553 compared to the waveform shown on the left (THD = 11.08%), 554 where the proposed algorithm is not enabled and there is no 555 SM voltage regulation. Although SM capacitor voltage feed-556 forward allows the fundamental components of the arm voltage 557 to remain unchanged, there is, effectively, a tradeoff between 558 SM thermal regulation and the quality of the output voltage 559 waveform, which becomes less significant as the number of 560 SMs increases. 561

Further thermal imbalances are now considered: 5, 10, 15, 562 and 20 °C are applied to SM 1, SM 2, SM 3, and SM 4, respec-563 tively, and the corresponding simulation results are shown in 564 Fig. 11(a). It can be observed that the SM capacitor voltages di-565 verge more due to the higher number of thermal imbalances and 566 their different magnitudes. The voltages of the unaffected mod-567 ules increase by 13% as a result of the decrease in the voltages 568 of the affected modules. Furthermore, the voltage variations of 569 the thermally imbalanced SMs and the remaining SMs are pro-570 portional to the amplitudes of the imbalances, as predicted by 571 (8) and (9). As a result, the THD of the multilevel arm voltage 572 waveform in the right plot of Fig. 11(b) increases from 11.08% 573 to 16.23%; compared to the total imbalance of 20 °C considered 574 in the right plot of Fig. 10(b), there is a 4.62% increase in THD 575 for a 30 °C increase in the total thermal imbalance. 576

The limitations for the harmonic distortion introduced by 577 power electronic converters are established on a country-bycountry basis [37]. Considering the GB Grid Code [38] as an 579



Submodules' thermal regulation for four thermal disturbances: Fig. 11. (a) submodules' voltages and temperatures and (b) multilevel arm voltage waveform-without thermal regulation (left) and as a result of unbalanced SM voltages (right).



Fig. 12. Submodules' thermal regulation for a thermal disturbance at low switching frequency: (a) submodules' voltages and temperatures and (b) multilevel arm voltage waveform-without thermal regulation (left) and as a result of unbalanced SM voltages (right).

example, a THD limit of 3% for systems of up to 400 kV is 580 specified. Given the low rating of this system (30 kV), the appli-581 cation of the proposed method to HVdc systems (e.g., 400 kV), 582 where dozens or hundreds of SMs per arm are employed [17], 583 is not expected to pose a problem due to the low THD values 584 585 reported.

D. Operation at Low Switching Frequency 586

In HVdc systems, where dozens or hundreds of SMs per 587 arm are employed, the switching frequency of each individual 588

device will be very low, reducing the proportion of switching 589 losses in the overall semiconductor losses. This is investigated 590 through the reduction of the switching frequency of 500 Hz of 591 the MMC with ten SMs per arm from [10], utilized for the results 592 in Fig. 10(a), to 150 Hz. The same two cascaded disturbances of 593 10 °C are applied to two SMs (SM 1 and SM 2) and the results 594 are shown in Fig. 12(a). 595

As predicted by (8), it can be observed that a lower switching 596 frequency leads to an increase in the capacitor voltage variation 597 required to correct a thermal imbalance, with the new voltage 598 of SMs 1 and 2 being reduced to approximately 0.76 kV. The 599 voltage in the remaining SMs reaches 3.56 kV (18.7% voltage 600 variation), against 3.17 kV in Fig. 10(a) (5.6% voltage varia-601 tion). This is accompanied in by a THD increase from 11.25% 602 to 12.88% in Fig. 12(b). It can therefore be concluded that 603 when applied to MMCs operating at low switching frequency, 604 the controllability of the proposed method is reduced but not 605 eliminated. 606

VII. CONCLUSION 607

This paper presented a method of SMs' semiconductor tem-608 perature balancing in MMC-based applications. Thermal bal-609 ancing was achieved by controlling the capacitor voltage of 610 each SM in an arm, while controlling the arm voltage to a ref-611 erence value in order to maintain a particular dc-link voltage. 612 The proposed control strategy required an estimation of semi-613 conductors temperature and a simple method was used in this 614 work, making use of a case temperature measurement provided 615 by an embedded thermistor. 616

The proposed method was validated experimentally on an 617 MMC arm with three SMs. A total imbalance of ≈ 15 °C, corre-618 sponding to a cascaded increase in an SM semiconductor mod-619 ule thermal resistance of 63%, was shared by only three SMs 620 without violating their electrical operating conditions, consid-621 ering an operating voltage limit of 60% above their nominal 622 value. As a result of the proposed method, a distorted multilevel 623 arm voltage waveform was produced from unbalanced capac-624 itor voltages, although its fundamental frequency component 625 remained unchanged and the distortion became negligible as 626 the number of SMs increased. 627

REFERENCES

628

637

639

640

641

642

643

644

645

- [1] J. Rodriguez, S. Bernet, B. W., J. Pontt, and S. Kouro, "Multilevel voltage-629 source-converter topologies for industrial medium-voltage drives," IEEE 630 Trans. Ind. Electron., vol. 54, no. 6, pp. 2930-2945, Dec. 2007. 631
- [2] R. Marquardt, "Modular multilevel converter: An universal concept for 632 HVDC-networks and extended DC-bus-applications," in Proc. Int. Power 633 Electron. Conf., 2010, pp. 502-507. 634
- S. Kouro et al., "Recent advances and industrial applications of multilevel [3] 635 converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553-2580, 636 Aug. 2010. 638
- [4] J. Rodriguez, J.-S Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724-738, Aug. 2002.
- [5] J. Pou et al., "Circulating current injection methods based on instantaneous information for the modular multilevel converter," IEEE Trans. Ind. Electron., vol. 62, no. 2, pp. 777-788, Feb. 2015
- [6] S. Debnath, J. Qin, B. Bahrani, M. Saeedifard, and P. Barbosa, "Operation, control, and applications of the modular multilevel converter: A review,' IEEE Trans. Power Electron., vol. 30, no. 1, pp. 37-53, Jan. 2015.

- [7] R. Bayerer, T. Herrmann, T. Licht, J. Lutz, and M. Feller, "Model for power cycling lifetime of IGBT modules—Various factors influencing lifetime,"
 in *Proc. 5th Int. Conf. Integr. Power Electron. Syst.*, 2008, pp. 1–6.
- [8] D. A. Murdock, J. E. R. Torres, J. J. Connors, and R. D. Lorenz, "Active thermal control of power electronic modules," *IEEE Trans. Ind. Appl.*, vol. 42, no. 2, pp. 552–558, Mar./Apr. 2006.
- [9] L. Wei, J. McGuire, and R. A. Lukaszewski, "Analysis of PWM frequency
 control to improve the lifetime of PWM inverter," *IEEE Trans. Ind. Appl.*,
 vol. 47, no. 2, pp. 922–929, Mar./Apr. 2011.
- I. Gonçalves, D. J. Rogers, and J. Liang, "Extension of power transmission
 capacity in MMC-based HVDC systems through dynamic temperaturedependent current limits," in *Proc. 17th Eur. Conf. Power Electron. Appl.*,
 Sep. 2015, pp. 1–10.
- [11] S. Rohner, S. Bernet, M. Hiller, and R. Sommer, "Modulation, losses, and semiconductor requirements of modular multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2633–2642, Aug. 2010.
- [12] H. Wang and F. Blaabjerg, "Reliability of capacitors for DC-link applications in power electronic converters—An overview," *IEEE Trans. Ind. Appl.*, vol. 50, no. 5, pp. 3569–3578, Sep/.Oct. 2014.
- P. Li, P. F. Odgaard, J. Stoustrup, A. Larsen, and K. Mørk, "Model-based
 fault detection and isolation of a liquid-cooled frequency converter on a
 wind turbine," *J. Control Sci. Eng.*, vol. 2012, pp. 1–21, 2012.
- [14] S. Yang, A. Bryant, P. Mawby, D. Xiang, L. Ran, and P. Tavner, "An industry-based survey of reliability in power electronic converters," *IEEE Trans. Ind. Appl.*, vol. 47, no. 3, pp. 1441–1451, May/Jun. 2011.
- J. Guo, J. Liang, X. Zhang, P. Judge, X. Wang, and T. Green, "Reliability
 analysis of MMCs considering sub-module designs with individual or
 series-operated IGBTs," *IEEE Trans. Power Del.*, vol. 32, no. 2, pp. 666–
 677, Apr. 2017.
- F. Deng and Z. Chen, "Voltage-balancing method for modular multilevel converters switched at grid frequency," *IEEE Trans. Ind. Electron.*, vol. 62, no. 5, pp. 2835–2847, May 2015.
- [17] H. Saad *et al.*, "Dynamic averaged and simplified models for MMC-based
 HVDC transmission systems," *IEEE Trans. Power Del.*, vol. 28, no. 3,
 pp. 1723–1730, Jul. 2013.
- 682 [18] Plexim, "PLECS Blockset." [Online]. Available: http://www.plexim.com/
- [19] F. Deng and Z. Chen, "A control method for voltage balancing in modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 66–76, Jan. 2014.
- A. Dekka, B. Wu, N. Zargari, and R. Lizana, "Dynamic voltage balancing algorithm for modular multilevel converter: A unique solution," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 952–963, Feb. 2016.
- A. Dekka, B. Wu, N. R. Zargari, and R. Lizana, "A space-vector PWM based voltage balancing approach with reduced current sensors for modular multilevel converter," *IEEE Trans. Ind. Electron.*, vol. 63, no. 5, pp. 2734–2745, May 2016.
- 693 [22] D. Siemaszko, "Fast sorting method for balancing capacitor voltages in modular multilevel converters," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 463–470, Jan. 2015.
- M. Hagiwara and H. Akagi, "Control and experiment of pulsewidthmodulated modular multilevel converters," *IEEE Trans. Power Electron.*,
 vol. 24, no. 7, pp. 1737–1746, Jul. 2009.
- [24] U. Drofenik and J. W. Kolar, "A general scheme for calculating switchingand conduction-losses of power semiconductors in numerical circuit simulations of power electronic systems," in *Proc. Int. Power Electron. Conf.*,
 Niigata, Japan, Apr. 2005, pp. 4–8.
- 703 [25] Infineon Technologies, "IGBT Module FF75R12YT3 Data Sheet," 2013.
- [26] B. Jacobson, P. Karlsson, G. Asplund, L. Harnefors, and T. Jonsson, "VSC HVDC transmission with cascaded two-level converters," in *Proc. Cigré* Session, 2010, pp. B4–B110.
- [27] K. J. Astrom and T. Hagglund, *PID Controllers*, 2nd ed. Pittsburgh, PA,
 USA: Instrum. Soc. Am., 1995.
- [28] D. Xiang, L. Ran, P. Tavner, A. Bryant, S. Yang, and P. Mawby, "Monitoring solder fatigue in a power module using case-above-ambient temperature rise," *IEEE Trans. Ind. Appl.*, vol. 47, no. 6, pp. 2578–2591, Nov. 2011.
- [29] Q. Song and W. Liu, "Control of a cascade STATCOM with star configuration under unbalanced conditions," *IEEE Trans. Power Electron.*, vol. 24, no. 1, pp. 45–58, Jan. 2009.
- [30] Y. Cho, T. LaBella, J. S. Lai, and M. K. Senesky, "A carrier-based neutral voltage modulation strategy for multilevel cascaded inverters under unbalanced DC sources," *IEEE Trans. Ind. Electron.*, vol. 61, no. 2, pp. 625–636, Feb. 2014.
- 720 [31] N. Instruments, "LabVIEW." [Online]. Available: http://www.ni.com/ 721 labview/

- [32] H. Huang and P. A. Mawby, "A lifetime estimation technique for voltage source inverters," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 4113– 4119, Aug. 2013.
- [33] M. A. Eleffendi and C. M. Johnson, "In-service diagnostics for wire-bond lift-off and solder fatigue of power semiconductor packages," *IEEE Trans.* 726 *Power Electron.*, vol. 32, no. 9, pp. 7187–7198, Sep. 2017. 727
- [34] H. Niu and R. D. Lorenz, "Evaluating different implementations of online junction temperature sensing for switching power semiconductors," *IEEE 729 Trans. Ind. Appl.*, vol. 53, no. 1, pp. 391–401, Jan. 2017.
- [35] A. J. J. Rezek, C. A. D. Coelho, J. M. E. Vicente, J. A. Cortez, and P. 731
 R. Laurentino, "The modulus optimum (MO) method applied to voltage regulation systems: Modeling, tuning and implementation," in *Proc. Int.* 733 *Conf. Power Syst. Transients*, 2001, pp. 1–8. 734
- [36] R. Alvarez, M. Wahle, H. Gambach, and J. Dorn, "Optimum semiconductor voltage level for MMC submodules in HVDC applications," in *Proc.* 736 *18th Eur. Conf. Power Electron. Appl.*, 2016, pp. 1–9. 737
- [37] ENTSO-E. (2014). "Draft network code on high voltage direct current connections and DC-connected power park modules," [Online]. Available: https://www.entsoe.eu/Documents/Network%20codes%20documents/ NC%20HVDC/1%40430-NC%20HVDC.pdf 741
- [38] National Grid Electricity Transmission PLC, "The grid code," Feb. 2017. 742



Jorge Gonçalves (SM'14) received the B.Sc. 743 and M.SC. degrees in electrical and computers engineering from the Faculty of Engineering, University of Porto, Porto, Portugal, in 2011 and 2013, respectively. Since 2013, he has been working toward the Ph.D. degree in electrical engineering with Cardiff University, Cardiff, U.K. 749

He was also a Marie Curie Early Stage Researcher between 2013 and 2016 in the same institution. He is currently a Power Electronics Engineer with GE Power-Grid Solutions, Stafford, 753

U.K. His research interests include power systems dynamics, power electronic converters control, HVDC transmission systems, and renewable energy integration. 754



Daniel J. Rogers (M'09) received the M.Eng. 758 and Ph.D. degrees in electrical and electronic 759 engineering from Imperial College London, 760 London, U.K., in 2007 and 2011, respectively. 761

He is an Associate Professor with the Department of Engineering Science, University of Oxford, Oxford, U.K. He conducts research in collaboration with the industry and is an Investigator on U.K. Engineering and Physical Sciences Research Council (EPSRC) Research Projects in the areas of power electronics, grid-scale en-768

ergy storage, microgrids, and HVdc transmission. His research interests includes the use of medium- and large-scale power electronic systems to create flexible electrical networks capable of taking advantage of a diverse range of generation and storage technologies. 773



Jun Liang (M'02–SM'12) received the B.Sc. degree from Huazhong University of Science and Technology, Wuhan, China, in 1992, and the M.Sc and Ph.D. degrees in electrical engineering from China Electric Power Research Institute, Beijing, China, in 1995 and 1998, respectively. 780

From 1998 to 2001, he was a Senior Engineer with China Electric Power Research Institute. From 2001 to 2005, he was a Research Associate at Imperial College, London, U.K.. From 784

757 758