

This is an Open Access document downloaded from ORCA, Cardiff University's institutional repository: <https://orca.cardiff.ac.uk/id/eprint/110056/>

This is the author's version of a work that was submitted to / accepted for publication.

Citation for final published version:

Yan, Gangui, Duan, Shuangming, Zhao, Shujian, Li, Gen , Wu, Wei and Li, Hongbo 2017. Research on the mechanism of neutral-point voltage fluctuation and capacitor voltage balancing control strategy of three-phase three-level T-type inverter. *Journal of Electrical Engineering and Technology* 12 (6) , pp. 2227-2236. 10.5370/JEET.2017.12.6.2227

Publishers page: <http://dx.doi.org/10.5370/JEET.2017.12.6.2227>

Please note:

Changes made as a result of publishing processes such as copy-editing, formatting and page numbers may not be reflected in this version. For the definitive version of this publication, please refer to the published source. You are advised to consult the publisher's version if you wish to cite this paper.

This version is being made available in accordance with publisher policies. See <http://orca.cf.ac.uk/policies.html> for usage policies. Copyright and moral rights for publications made available in ORCA are retained by the copyright holders.



# Research on the Mechanism of Neutral-point Voltage Fluctuation and Capacitor Voltage Balancing Control Strategy of Three-phase Three-level T-type Inverter

Gangui Yan\*, Shuangming Duan<sup>†</sup>, Shujian Zhao\*, Gen Li\*\*, Wei Wu\*  
and Hongbo Li\*

**Abstract** – In order to solve the neutral-point voltage fluctuation problem of three-phase three-level T-type inverters (TPTLTIs), the unbalance characteristics of capacitor voltages under different switching states and the mechanism of neutral-point voltage fluctuation are revealed. Based on the mathematical model of a TPTLTI, a feed-forward voltage balancing control strategy of DC-link capacitor voltages error is proposed. The strategy generates a DC bias voltage using a capacitor voltage loop with a proportional integral (PI) controller. The proposed strategy can suppress the neutral-point voltage fluctuation effectively and improve the quality of output currents. The correctness of the theoretical analysis is verified through simulations. An experimental prototype of a TPTLTI based on Digital Signal Processor (DSP) is built. The feasibility and effectiveness of the proposed strategy is verified through experiment. The results from simulations and experiment match very well.

**Keywords:** Fluctuation characteristics, Mechanism of neutral-point voltage fluctuation, T-type three-level inverter, Voltage difference feed-forward balancing control

## 1. Introduction

In a three-phase three-level T-type inverter (TPTLTI), the midpoint of the DC capacitors is connected to the phase inductors through bidirectional switches (e.g. insulated-gate bipolar transistors, IGBTs) which guarantee the three-level output voltages [1, 2]. Comparing with conventional two-level inverters, TPTLTIs have the following advantages: 1) low switching losses and high efficiency; 2) the small  $dv/dt$  produced by the switches leads to less electromagnetic noises; 3) the three-level output voltages contain less harmonics which reduces the size of phase inductors and the corresponding power losses and costs. Therefore, TPTLTIs are widely used in photovoltaic power generation, wind power generation, motor drive and other low-voltage and cost-sensitive applications [3-5].

However, TPTLTIs also have some shortcomings, for instance, it needs more switches and its control algorithms are complex. The voltage unbalance of DC capacitors is also a typical problem in TPTLTIs [6]. Ideally, the voltage of each capacitor is half of the DC bus voltage. However, the charge or discharge of the two DC capacitors are not synchronous under practical operating conditions, which

makes the voltages of the two capacitors unequal, causes the fluctuations of the capacitor neutral-point and ultimately deteriorates the output currents. In addition, the imperfections of the DC capacitors and the inconsistent characteristics of switching devices can further worsen the voltage unbalance of the capacitors [7]. One of the DC capacitors and the switches in the corresponding arms will withstand a high DC voltage once the capacitor voltages become severely unbalanced. Thus, the lifetime of capacitors and switches will be reduced, which can eventually damage the capacitors and switches.

The unbalance of capacitor voltages is a common problem in neutral-point clamped (NPC) three-level inverters. Many researches have been carried out on this problem. Researchers have proposed many capacitor balancing control methods. Reference [8] uses the reference DC voltage and load currents to represent the mean value of the neutral current and derives a neutral-point voltage control model. The analysis in [8] shows that the unbalance of capacitor voltages is due to the current flowing through the DC capacitors. The neutral-point voltage control can be achieved through controlling the average neutral current to be zero and keeping DC voltage invariant in each control period. Essentially, the neutral-point voltage control strategy controls the switching vectors (redundant switching states) and thereby controls the zero sequence components of the average output voltages to be zero. A new neutral-point voltage control algorithm, so called “prediction - calibration - correction”,

<sup>†</sup> Corresponding Author: Dept. of Electrical and Electronic Engineering, Northeast Electric Power University, China. (33339371@163.com)

\* Dept. of Electrical and Electronic Engineering, Northeast Electric Power University, China. (yangg@neepu.edu.cn, zsj\_neepu@foxmail.com, veil0814@126.com, dqlihongbo123@163.com)

\*\* Cardiff University, UK (LiG9@cardiff.ac.uk)

Received: January 20, 2016; Accepted: November 4, 2017

is proposed in [8]. However, the algorithm is not suitable to be applied in TPTLTIs due to its heavy computational complexity. In order to control the neutral-point voltage of TPTLTIs, another control strategy which replaces N-type or P-type small switching states with other switching states is proposed in [9]. The strategy has a strong capability of controlling the neutral-point voltage in the conditions of pure reactive power mode and over modulation mode. However, it increases the THD of output currents and needs to judge the directions of phase currents accurately, which increases the difficulty and complexity of control. Although references [8] and [9] proposed neutral-point voltage balancing control algorithms, the principles of the variations of capacitor voltages under different switching states are not revealed. The mechanism of the unbalance of capacitor voltages in a single-phase three-level inverter is analyzed and a neutral-point voltage control strategy is proposed in [10]. However, the mathematical expressions of capacitor neutral-point voltage are different between single-phase three-level inverters and TPTLTIs. Hence, the analysis and control strategy for single-phase three-level inverters cannot be applied to TPTLTIs directly.

In [11], a neutral-point voltage control algorithm for low-voltage ride-through operation of a three-level inverter is proposed. However, this paper only considers influence of middle vectors on the neutral-point voltages and its control. The impacts of small vectors are not taken into account. A hybrid pulse width modulation-based discontinuous modulation strategy with DC-link voltage balancing for a NPC three-level traction inverter drive is proposed in [12]. Considerable reductions of the harmonic distortions of the inverter voltages and currents are achieved through the proposed strategy which also reduces the capacitor voltage unbalances to considerable levels. Nonetheless, the strategy is only suitable for off-grid inverters, not for grid-connected inverters.

In this paper, the neutral-point voltage fluctuation characteristics and the mechanism of capacitor voltage unbalance in different switching states are revealed. According to the switching states of TPTLTIs, six typical circuits are analyzed. The state equations of the circuits are derived and the expressions of the DC-link capacitor voltages are obtained. A feed-forward voltage balancing control strategy of DC-link capacitor voltages error is proposed. The strategy generates a DC bias voltage using a capacitor voltage loop with a proportional-integral (PI) controller. This paper is organized as follows. Section II derives the mathematical model of a TPTLTI. Section III analyses the fluctuation characteristics of capacitor voltages under different switching states. The mechanism of the neutral-point voltage fluctuation of a TPTLTI is investigated as well. Section IV proposes a feed-forward voltage balancing control strategy of DC-link capacitor voltages error for TPTLTIs based on the neutral-point voltage fluctuation mechanism. The simulation and experimental results verifying the effectiveness and advantages of the

proposed method are presented in Section V. Section VI gives conclusions and closes the paper.

## 2. Mathematical Model and Modulation Principle of TPTLTIs

### 2.1 Mathematical model of TPTLTIs

The topology of a TPTLTI is shown in Fig. 1. TPTLTIs are extended from conventional two-level inverters. It contains three clamped branches composed by front-to-front connecting switches  $T_{x3}$  and  $T_{x4}$  ( $x=A, B, C$ ) between the neutral-point of each phase and the DC capacitor neutral-point. There are three voltage levels ( $-V_{dc}/2$ , 0 and  $V_{dc}/2$ ) at the AC side of TPTLTIs. “P”, “0” and “N” are used to represent three working states of the three output voltage levels, respectively [1, 13].

Each phase of a TPTLTI contains four switches ( $T_{x1}$ - $T_{x4}$ ).  $T_{x1}$  and  $T_{x2}$  cannot be in conducting states at the same time to avoid short-circuits. It is the same to  $T_{x1}$  and  $T_{x4}$  ( $T_{x2}$  and  $T_{x3}$ ). Considering the above constraints, the switches ( $T_{x1}$ ,  $T_{x4}$ ) and ( $T_{x2}$ ,  $T_{x3}$ ) are treated as two switch pairs (two switches in a pair are simultaneously turned on and off). One of the two switch pairs is always on. The switching function is defined as follows.

$$S_x = \begin{cases} 1, & T_{x1} = T_{x3} = \text{ON} \\ 0, & T_{x3} = T_{x4} = \text{ON} \\ -1, & T_{x2} = T_{x4} = \text{ON} \end{cases} \quad (1)$$

where,  $x=A, B, C$ .

The output phase voltages are:





Fig. 1. The topology a TPTLTI

Table 1. Output voltage levels and switching states of a TPTLTI

Working conditions	Switching States				$S_x$	Output voltage levels
	$T_{x1}$	$T_{x2}$	$T_{x3}$	$T_{x4}$		
P	on	off	on	off	1	$V_{dc}/2$
0	off	off	on	on	0	0
N	off	on	off	on	-1	$-V_{dc}/2$



**Fig. 2.** The principle of the dual-carrier phase disposition SPWM strategy

$$u_{x0} = S_x \frac{V_{dc}}{2} \quad (2)$$

Accordingly, the relationship between the output voltage levels and the switching states of a TPTLTI is obtained in Table 1 [6].

The output voltages of a TPTLTI can be expressed through  $S_x$  and  $V_{dc}$ :

$$\begin{bmatrix} u_{AO} \\ u_{BO} \\ u_{CO} \end{bmatrix} = \frac{V_{dc}}{2} \begin{bmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 0 & 0 & 1 \end{bmatrix} \begin{bmatrix} S_A \\ S_B \\ S_C \end{bmatrix} \quad (3)$$

## 2.2 Modulation principles of TPTLTIs

Four firing signals are needed to trigger the four switches in each phase of TPTLTIs. Dual-carrier phase disposition sinusoidal-pulse-width-modulation (SPWM) strategy can generate four firing signals by comparing a modulation wave with two carriers. The principle of the dual-carrier phase disposition SPWM strategy is shown in Fig. 2, where  $u_{cr1}$  and  $u_{cr2}$  are carrier waves, and  $u_r$  is modulation wave. Two complementary pulse-width-modulation (PWM) signals  $V_{ge1}$  and  $V_{ge4}$  are generated by comparing  $u_r$  with  $u_{cr1}$  to drive  $T_{A1}$  and  $T_{A4}$ . Similarly,  $V_{ge2}$  and  $V_{ge3}$  are generated by comparing  $u_r$  with  $u_{cr2}$  to drive  $T_{A2}$  and  $T_{A3}$ . The outputs of  $V_{ge1}$  and  $V_{ge2}$  can be presented as follows [14, 15]

$$V_{ge1} = \begin{cases} 1, u_r > u_{cr1} \\ \text{Hold}, u_r = u_{cr1} \\ 0, u_r < u_{cr1} \end{cases} \quad (4)$$


$$V_{ge2} = \begin{cases} 0, u_r > u_{cr2} \\ \text{Hold}, u_r = u_{cr2} \\ 1, u_r < u_{cr2} \end{cases} \quad (5)$$

## 3. E Analysis of Neutral-point Voltage Fluctuations of TPTLTIs

In a TPTLTI, each phase has three switching states: “P”, “0” and “N”. There are 27 switching states of the three phases. The space vectors of the 27 switching states in  $\alpha\beta$  frame are shown in Fig. 3 [16, 17]. According to the magnitudes of the vectors, the space vectors can be divided into four categories as shown in Table 2.

The circuit of a TPTLTI will be a NPC inverter during medium and small vectors wherein the unequal currents flow through the two capacitors and results in the unbalance of capacitor voltages. The severity of the unbalance depends on the current amplitudes and the duration of the NPC circuits. A typical NPC circuit with a medium vector of “P0N” is depicted in Fig. 4(a). Similarly, typical NPC circuits with positive small vectors of “P00” and “PP0” are depicted in Fig. 4(b) and (c). Fig. 4 (d) and (e) illustrate typical NPC circuits with negative small vectors of “0NN” and “00N”. Fig. 4 (f) shows a typical circuit with large vector of “PNN”.


In Fig. 4, assuming  $R_1=R_2=R_3=R$ ,  $L_1=L_2=L_3=L$ , and  $C_1=C_2=C$ , the following equations can be derived according to Fig. 4 (a).



**Fig. 3.** Space vectors of a TPTLTI

**Table 2.** Categories of the space vectors of a TPTLTI.

Categories		Space Vectors	Magnitudes
Large Vectors		$\vec{U}_{PPN}, \vec{U}_{PPN}, \vec{U}_{PPN}, \vec{U}_{PPN}, \vec{U}_{PPN}, \vec{U}_{PPN}$	$V_{dc}$
Medium Vectors		$\vec{U}_{PIN}, \vec{U}_{PIN}, \vec{U}_{PIN}, \vec{U}_{PIN}, \vec{U}_{PIN}, \vec{U}_{PIN}$	$\sqrt{3} V_{dc}/2$
Small Vectors	Positive	$\vec{U}_{P00}, \vec{U}_{P00}, \vec{U}_{P00}, \vec{U}_{P00}, \vec{U}_{P00}, \vec{U}_{P00}$	Small Vectors
	Negative	$\vec{U}_{0NN}, \vec{U}_{0NN}, \vec{U}_{0NN}, \vec{U}_{0NN}, \vec{U}_{0NN}, \vec{U}_{0NN}$	
Zero vectors		$\vec{U}_{PPP}, \vec{U}_{000}, \vec{U}_{NNN}$	0



**Fig. 4.** Typical NPC circuits structures with medium, small and large vectors

$$\begin{cases} i_1 + i_2 + i_3 = 0 \\ u_{c1} + u_{c2} = V_{dc} \\ C \frac{du_{c1}}{dt} - C \frac{du_{c2}}{dt} = i_0 = i_2 \\ L \frac{di_1}{dt} + Ri_1 - Ri_2 - L \frac{di_2}{dt} = u_{c1} \\ L \frac{di_1}{dt} + Ri_1 - Ri_3 - L \frac{di_3}{dt} = V_{dc} \end{cases} \quad (6)$$

From (6), the state equations of  $i_0$  and  $u_{c1}$  can be obtained as:

$$\begin{bmatrix} \frac{di_0}{dt} \\ \frac{du_{c1}}{dt} \end{bmatrix} = \begin{bmatrix} -\frac{R}{L} & -\frac{2}{3L} \\ \frac{1}{2C} & 0 \end{bmatrix} \begin{bmatrix} i_0 \\ u_{c1} \end{bmatrix} \quad (7)$$

From (7),  $i_0$  and  $u_{c1}$  can be derived as

$$\begin{cases} i_0(t) = A_1 e^{\alpha_1 t} + A_2 e^{\alpha_2 t} \\ u_{c1}(t) = U_{c1(0)} + \frac{1}{2C} \int i_0(t) dt \end{cases} \quad (8)$$

where,  $A_1$  and  $A_2$  are the coefficients determined by the initial values of capacitor voltages and inductor currents, and  $\alpha_{1,2}$  is:

$$\alpha_{1,2} = \frac{-\frac{R}{L} \pm \sqrt{\frac{R^2}{L^2} - \frac{4}{3LC}}}{2} \quad (9)$$

Similarly, the following equations can be derived according to Fig. 4 (b).

$$\begin{cases} i_1 = i_0 = i_2 + i_3 \\ u_{c1} + u_{c2} = V_{dc} \\ i_0 = -C \frac{du_{c1}}{dt} + C \frac{du_{c2}}{dt} \\ L \frac{di_1}{dt} + Ri_1 + Ri_2 + L \frac{di_2}{dt} = u_{c1} \\ L \frac{di_1}{dt} + Ri_1 + Ri_3 + L \frac{di_3}{dt} = u_{c1} \end{cases} \quad (10)$$

From (10), the state equations of  $i_0$  and  $u_{c1}$  can be obtained as:

$$\begin{bmatrix} \frac{di_0}{dt} \\ \frac{du_{c1}}{dt} \end{bmatrix} = \begin{bmatrix} -\frac{R}{L} & \frac{2}{3L} \\ \frac{1}{2C} & 0 \end{bmatrix} \begin{bmatrix} i_0 \\ u_{c1} \end{bmatrix} \quad (11)$$

From (11),  $i_0$  and  $u_{c1}$  can be derived as:

$$\begin{cases} i_0(t) = B_1 e^{\beta_1 t} + B_2 e^{\beta_2 t} \\ u_{c1}(t) = U_{c1(0)} - \frac{1}{2C} \int i_0(t) dt \end{cases} \quad (12)$$

where,  $B_1$  and  $B_2$  are the coefficients determined by the initial values of capacitor voltages and inductor currents, and  $\beta_{1,2}$  is:

$$\beta_{1,2} = \frac{-\frac{R}{L} \pm \sqrt{\frac{R^2}{L^2} - \frac{4}{3LC}}}{2} \quad (13)$$

From (8) and (12), it can be seen that the value of the neutral-point current is determined by the circuit parameters, initial capacitor voltages and inductor currents. The variations of capacitor voltages are determined by the directions of the neutral-point current. The variations of capacitor voltages are determined by the value and duration of the neutral-point current and the capacitance.

According to (8), the relationship between the variations of the directions of capacitor voltages and the neutral-point current in Fig. 4 (a) can be obtained as follows:

**Condition 1:** When  $i_0$  flows out of the neutral-point,  $u_{c1}$  increases;

**Condition 2:** When  $i_0$  flows into the neutral-point,  $u_{c1}$  decreases.

According to (12), the capacitor voltage  $u_{c1}$  will decrease,

**Table 3.** Capacitor voltage variations of TPFLT

Variation Rule	$i_0$	Operating States
$u_{c1}$ increases, $u_{c2}$ decreases	flowing out of the neutral-point	0NN, 00N, N0N, N00, NN0, 0N0 PON, OPN, NP0, N0P, ONP, PN0
$u_{c1}$ decreases, $u_{c2}$ increases	flowing into the neutral-point	P00, PP0, OP0, OPP, 00P, P0P PON, OPN, NP0, N0P, ONP, PN0
$u_{c1}, u_{c2}$ keeps i nvariant	=0	PNN, PPN, NPN, NPP, NNP, PNP, PPP, 000, NNN

when the TPFLT is operating at the state of “P00” and  $i_0$  is flowing into the neutral-point, as shown in Fig. 4(b).

Similarly, the variations of  $u_{c1}$  and  $u_{c2}$  in other states can be obtained. The variations rule of  $u_{c1}$  and  $u_{c2}$  in all states of the TPFLT are shown in Table 3.

#### 4. Feed-forward Voltage Balancing Control Strategy of DC-link Capacitor Voltages Error

The modulation waves, carrier waves and firing signals in one carrier period are shown in Fig. 5(a) when the dual-carrier phase disposition SPWM strategy is employed. The firing signals ( $T_{A1}$ ,  $T_{A2}$ ,  $T_{B1}$ ,  $T_{B2}$ ,  $T_{C1}$ ,  $T_{C2}$ ) are produced by comparing the three-phase modulation waves ( $u_{ra}$ ,  $u_{rb}$ ,  $u_{rc}$ ) and the two carrier waves ( $u_{cr1}$  and  $u_{cr2}$ ). Assuming  $i_a > 0$ ,  $i_b < 0$  and  $i_c > 0$ , according to Table 3, the variations of the capacitor voltages  $u_{c1}$  and  $u_{c2}$  of the 7 states of the TPFLT are also illustrated in Fig. 5(a).

$t_1$ – $t_7$  are the durations of the 7 states of the TPFLT in one carrier period. Assuming the average value of the neutral-point current is  $I_0$  except during  $t_2$  and  $t_6$ . Thus, the variations of  $u_{c1}$  in one carrier period can be expressed as:


$$\Delta u_{c1} = \frac{1}{C}(-t_1 - t_3 + t_4 - t_5 - t_7) \cdot \text{abs}(I_0) \quad (14)$$

In order to balance the capacitor voltages,  $u_{c1}$  should be decreased and  $u_{c2}$  should be increased if  $u_{c1} > u_{c2}$  at  $t_k$ . Therefore, a DC bias voltage  $u_0$  can be added to the modulation waves to change the duration of each state, which will change the charging or discharging durations of the capacitor voltages and therefore control the neutral-point voltage to be stable. Assuming the DC bias voltage  $u_0 > 0$ , the modulation waves after adding the DC bias voltage can be expressed as:

$$u'_{rx} = u_{rx} + u_0 \quad (15)$$

where,  $x=A, B, C$ .


After adding  $u_0$ , the modulation waves, carrier waves and firing signals in one carrier period are shown in Fig. 5(b). In order to simplify the analysis, it is assumed that the change of the PWM signals before and after adding the DC bias voltage is  $\Delta t$ . Therefore, the durations of each state become as follows:



**Fig. 5.** The PWM signals in one carrier period. (a) original modulation wave, (b) modulation wave with DC bias voltage ("↑":  $u_c$  increases; "↓":  $u_c$  decreases; "-":  $u_c$  keeps invariant)

$$\begin{cases} t'_1 = t_1 + \Delta t \\ t'_2 = t_2 - \Delta t + \Delta t = t_2 \\ t'_3 = t_3 - \Delta t + \Delta t = t_3 \\ t'_4 = t_4 - \Delta t - \Delta t = t_4 - 2\Delta t \\ t'_5 = t_5 + \Delta t - \Delta t = t_5 \\ t'_6 = t_6 + \Delta t - \Delta t = t_6 \\ t'_7 = t_7 + \Delta t \end{cases} \quad (16)$$





**Fig.6.** The schematic diagram of the voltage difference feed-forward balancing control strategy

After adding DC bias voltage, the variation of  $u_{c1}$  in one carrier period can be expressed as:

$$\Delta u'_{c1} = \frac{1}{C}(-t_1 - t_3 + t_4 - t_5 - t_7 - 4\Delta t) \cdot \text{abs}(I_0) \quad (17)$$

The difference between  $\Delta u'_{c1}$  and  $\Delta u_{c1}$  can be obtained as

$$\Delta u'_{c1} - \Delta u_{c1} = \frac{1}{C}(-4\Delta t) \cdot \text{abs}(I_0) \quad (18)$$

According to (18), in one carrier period after adding the DC bias voltage, the increases of  $u_{c1}$  is  $\frac{1}{C}(4\Delta t) \cdot \text{abs}(I_0)$ , which accelerates the balance of the capacitor voltages.

Similarly,  $u_{c1}$  will decrease  $\frac{1}{C}(4\Delta t) \cdot \text{abs}(I_0)$  after adding the negative DC bias voltage when  $u_{c1} < u_{c2}$ .

According to the above analysis, a feed-forward voltage balancing control strategy of DC-link capacitor voltages error is proposed. Fig. 6 shows the schematic diagram of the control strategy, where  $u_{ra}$ ,  $u_{rb}$  and  $u_{rc}$  are the original modulation waves,  $\Delta u_c$  is the difference value between  $u_{c1}$  and  $u_{c2}$  which will be processed through a PI controller to get the DC bias voltage  $u_0$ . The value of the new modulation waves  $u'_{ra}$ ,  $u'_{rb}$  and  $u'_{rc}$  can be obtained by adding  $u_0$  to the original modulation waves. The new modulation waves contain a DC component which could balance the capacitor voltages. The new modulation waves are sent to PWM to produce the firing signals.

The proposed voltage balance control strategy can be easily implemented only by detecting the capacitor voltages. No need to measure the neutral-point current and determine the operating states of switches. No need of additional devices which saves the costs.


## 5. Simulation and Experimental Results

### 5.1 Simulation results



In order to verify the correctness of the analysis of the neutral-point voltage fluctuations and the effectiveness of the capacitor voltage difference feed-forward balancing control strategy, a TPTLTI model is built in PSCAD/EMTDC, as shown in Fig. 7. The dual-carrier phase disposition SPWM strategy is employed. The parameters of

**Table 4.** The parameters of the TPTLTI Model

Parameters	Symbol	Value
DC voltage	$V_{dc}$	800V
AC voltages	$e_a, e_b, e_c$	220V
Rated capacity	$S_N$	10kVA
Smoothing inductors	$L_1, L_2, L_3$	10mH
Carrier frequency	$f_s$	2kHz
Fundamental frequency	$F$	50Hz
Gain coefficient	$k$	0.2
Proportional coefficient	$k_p$	3
Integral coefficient	$k_i$	0.1



**Fig.7.** The schematic diagram of the TPTLTI model




**Fig. 8.** Simulation results with different output currents: (a) DC capacitor voltages; (b) Inverter output currents

the model are given in Table 4. Simulations were carried out under dynamic changes of output currents and different power factors (PFs).

#### 5.1.1 Simulations under dynamic changes of output currents

The proposed capacitor voltage balancing control is



**Fig. 9.** The dynamic responses without the proposed strategy: (a) DC capacitor voltages; (b) Inverter output currents

applied in this case study. Inverter output current changes to 12 A from 2 A at 0.5 s and changes back to 12 A at 0.6 s. As shown in Fig. 8(a), the performance of the proposed strategy is not affected by the dynamic changes of the inverter output currents. The fluctuations of  $u_{c1}$  and  $u_{c2}$  are kept within 0.4 V. It can be seen from Fig. 8(b), the output currents are not distorted when the TPTLTI operates within the rated capacity with the proposed strategy.


Fig. 9 shows the case without applying the proposed strategy. Compared to the last case, the unbalance of  $u_{c1}$  and  $u_{c2}$  becomes worse and cannot recover. The maximum voltage difference between  $u_{c1}$  and  $u_{c2}$  increased to around 10 V.

### 5.1.2. Simulations under different PFs


Fig. 10 shows the dynamic responses of the proposed strategy with a PF of 0.1. The capacitor voltage balancing control is triggered at 0.5 s. As shown in Fig. 10(a), the capacitor voltages become balanced within 100 ms. The average voltage difference between  $u_{c1}$  and  $u_{c2}$  reduces to 0 V. The inverter output currents are shown in Fig. 10(b), which are not distorted with the proposed strategy.

Fig. 11 illustrates the dynamic responses of the proposed strategy under a unit PF. capacitor voltage balancing control is triggered at 0.5 s. As shown in Fig. 11(a), the capacitor voltages become balanced within 0.003 ms. The average voltage difference between  $u_{c1}$  and  $u_{c2}$  reduces to 0 V. The inverter output currents are shown in Fig. 10(b), which are not distorted with the proposed strategy.

Fig. 11(c) and 11(d) are the (Fast Fourier Transform) FFT results of the inverter currents without and with the neutral-point voltage control in the case of PF=1. The THDs are 3.25% and 3.09%, respectively.





**Fig.10.** The dynamic responses under PF=0.1: (a) DC capacitor voltages; (b) Inverter output currents



**Fig. 11.** The dynamic responses and FFT analysis under PF=1: (a) DC capacitor voltages; (b) Inverter output currents; (c) The FFT of the currents without the proposed strategy; (d) The FFT of the currents with the proposed strategy





**Fig. 12.** Experimental platform: (a) Schematic diagram of the experimental platform; (b) Experimental setup

**Table 5.** The parameters of experimental platform


Parameters	Symbol	Value
DC voltage	$V_{dc}$	600V
Smoothing inductance	$L_1, L_2, L_3$	5.4mH
Load resistance	$R_1, R_2, R_3$	60Ω
Carrier frequency	$f_s$	16kHz
Modulation ratio	$M$	0.8
Fundamental frequency	$f$	50Hz

## 5.2 Experimental results

In order to verify the feasibility of the voltage difference feed-forward balancing control strategy, a TPTLTI experimental platform based on DSP is built as shown in Fig. 12 [18-20]. The platform parameters are shown in Table 5. Considering the imperfection of the DC capacitors and the attenuation effects of the capacitors during operation, the experiments are carried out with two cases: equal capacitances and unequal capacitances. The voltages and currents of the TPTLTI are recorded by a scope of DL750, and the FFT results are calculated by MATLAB.

### 5.2.1. Experimental results with equal capacitance

The experimental results with equal capacitances ( $C_1=C_2=300 \mu F$ ) are shown in Fig. 13, the voltage difference feed-forward balance control strategy is triggered at time  $t$ . It can be seen from Fig. 13(a), the capacitor voltages are fluctuating with third-harmonics and the average voltage



**Fig. 13.** Experimental results with equal capacitances. (a) DC capacitor voltages. (b) Inverter output currents. (c) The FFT of the currents without the proposed strategy. (d) The FFT of the currents with the proposed strategy

difference between two capacitors is 30 V when the neutral-point voltage balancing control is not applied. After triggering the strategy, the fluctuations of the capacitor voltages decrease, and the average voltage difference between two capacitors reduces to 0 V. Fig. 13(b) illustrates the inverter currents without and with the neutral-point voltage control. Fig. 13(c) and 13(d) are the FFT results of the inverter currents without and with the neutral-point voltage control. The THDs are 8.37% and 7.17%, respectively.

### 5.2.2. Experimental results with unequal capacitances

When  $C_1=350 \mu F$  and  $C_2=300 \mu F$ , the experimental results are shown in Fig. 14. The voltage difference feed-forward balance control strategy is triggered at time  $t$ . As shown in Fig. 14(a), the capacitor voltages are fluctuating with third-harmonics and the average voltage difference between two capacitors is 31V when the neutral-point

voltage balancing control is not applied. After triggering the strategy, the fluctuations of the capacitor voltages decrease, and the average voltage difference between two capacitors reduces to 0 V. Fig. 14(b) illustrates the inverter currents without and with the neutral-point voltage control. Fig. 14(c) and 14(d) are the FFT results of the inverter current without and with the neutral-point voltage balancing control. The THDs are 8.03% and

7.54%, respectively.

The results from PSCAD simulations and experimental tests show that: 1) the fluctuations of the DC capacitor voltages are reduced; 2) the average voltages of the DC capacitors become equal; 3) the THDs of inverter currents are reduced; 4) the neutral-point voltage control of the TPTLTI is achieved.

The comparisons of the neutral-point voltage control strategies proposed in other literatures and this paper are summarized in Table 6 [21, 22].

## 6. Conclusions

In this paper, the mathematical model of a TPTLTI is derived, the fluctuating characteristics of capacitor voltages under different switching states and the mechanism of neutral-point voltage fluctuations are revealed. A feed-forward voltage balancing control strategy of DC-link capacitor voltages error is proposed. The proposed capacitor voltage balancing control strategy can be easily achieved through detecting the capacitor voltages. No need of measuring the neutral-point current and judging the operating states of the switches. The proposed capacitor voltage balancing control strategy can reduce the fluctuations of the capacitor voltages and the THDs of the output currents. The simulation and experimental results verify the correctness of the analysis of the problem of the neutral-point voltage fluctuations of TPTLTIs and the feasibility of the feed-forward capacitor voltage balancing control strategy.


However, the proposed strategy can only be applied with SPWM and the balancing capability of the proposed strategy is weak at high modulation indexes. The impacts of the proposed strategy on the power losses of TPTLTIs will be the future work.

## Acknowledgements

This work was supported by the National Natural Science Foundation of China under Grant 51277024.

## References

- [1] M. Schweizer, J. W. Kolar, "Design and Imple-



**Fig. 14.** Experimental results with unequal capacitances: (a) DC capacitor voltages; (b) Inverter output currents; (c) The FFT of the currents without the proposed strategy; (d) The FFT of the currents with the proposed strategy

**Table 6.** Comparisons of the proposed strategy with other strategies

	Minimum Turn-on time Injection	Sixth-harmonic CMV Injection	New Modulation Strategy proposed in [9]	Proposed Strategy
<b>Advantages</b>	Strong balancing capability Applicable at pure reactive power	Proper balancing capability at any PFs	Strong balancing capability at any PFs and MIs	Strong balancing capability at high PFs and small MIs
<b>Disadvantages</b>	Weak balancing capability at low PFs and high MIs	The balancing capability depends on output currents	Increase switching events	Weak balancing capability at high MIs
<b>Output Distortions</b>	Low impacts on THDs at any PFs	More impacts on THDs than "Minimum turn-on time Injection"	Increase THDs	Low impacts on THD at any PFs
<b>Complexity</b>	Moderate	Complexity	Moderate	Simple

- mentation of a Highly Efficient Three-Level T-Type Converter for Low-Voltage Applications,” *IEEE Transactions on Power Electronics*, vol. 28, no. 2, pp. 899-907, Feb. 2013.
- [2] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, “A Survey on Neutral-Point-Clamped Inverters,” *IEEE Transactions on Industrial Electronics*, vol. 57, no. 7, pp. 2219-2230, Jul. 2010.
- [3] L. Ma, K. Sun, R. Teodorescu, and X. Jin, “Comparison of the Topologies of High Efficiency Neutral Point Clamping Photovoltaic Inverters,” *Transactions of China Electrotechnical Society*, vol. 26, no. 2, pp. 108-114, Feb. 2011.
- [4] X. Li, S. Dusmez, B. Akin, and K. A. Rajashekara, “New SVPWM for the Phase Current Reconstruction of Three-Phase Three-level T-type Converters,” *IEEE Transactions on Power Electronics*, vol. 31, no. 3, pp. 2627-2637, Mar. 2016.
- [5] Y. Xuan, M. Tian, X. Song X, W. Chen, and X. Yang, “Design and implementation of a high power three-level T-type inverter for a photovoltaic system,” *9th International Conference on Power Electronics and ECCE Asia (ICPE-ECCE Asia)*, pp. 1-5, Jun. 2015.
- [6] J. Lyu, W. Hu, F. Wu, K. Yao, and J. Wu, “Variable Modulation Offset SPWM Control to Balance the Neutral-Point Voltage for Three-Level Inverters,” *IEEE Transactions on Power Electronics*, vol. 30, no. 12, pp. 7181-7192, Dec. 2015.
- [7] G. L. Li, X. F. Shi, W. D. Jiang, and H. T. Wang, “Unbalancing Capacitor Voltage for Diode Clamped Multi-Level Inverter,” *Transactions of China Electrotechnical Society*, vol. 24, no. 7, pp. 110-119, Jul. 2009.
- [8] Q. Song, W. H. Liu, G. G. Yan, and Z. H. Wang, “A Neutral-point Potential Balance Algorithm for Three-level NPC Inverters by Using Analytically Injected Zero-sequence Voltage,” *Proceedings of the Chinese Society for Electrical Engineering*, vol. 24, no. 5, pp. 57-62, May 2004.
- [9] U. M. Choi, J. S. Lee, and K. B. Lee, “New Modulation Strategy to Balance the Neutral-Point Voltage for Three-Level Neutral-Clamped Inverter System,” *IEEE Transactions on Energy Conversion*, vol. 29, no. 1, pp. 91-100, Mar. 2014.
- [10] W. B. Wang, H. B. Hu, and Y. X, “Research on Mechanism of Single-phase Three-level Half-bridge Grid-tied Inverter Voltage Unbalance of Input Capacitors and Voltage Balance Control Strategy,” *Proceedings of The Chinese Society for Electrical Engineering*, vol. 34, no. 6, pp. 839-845, Feb. 2014.
- [11] Z. P. Shao, X. Zhang, and F.S. Wang, “Analysis and Control of Neutral-Point Voltage for Transformerless Three-Level PV Inverter in LVRT Operation,” *IEEE Transactions on Power Electronics*, vol. 32, no. 3, pp. 2347-2359, March 2017.
- [12] A. Choudhury, P. Pillay, and S. S. Williamson, “Discontinuous Hybrid-PWM-Based DC-Link Voltage Balancing Algorithm for a Three-Level Neutral-Point-Clamped (NPC) Traction Inverter Drive,” *IEEE Transactions on Industry Applications*, vol. 52, no. 4, pp. 3071-3082, July 2016.
- [13] X. B. Yuan, “Analytical averaged loss model of a three-level T-type converter,” *Power Electronics, Machines and Drives, 7th IET International Conference on*, pp. 8-10, Apr. 2014.
- [14] G. S. Lakshmi, S. Kamakshiah, and G. T. R. Das, “Three-level DCML fed IPMSM using SPWM and CBSVPWM varying modulation index,” *Control, Automation, Robotics and Embedded Systems International Conference on*, pp. 16-18, Dec. 2013.
- [15] Y. Suresh, and A. K. Panda, “Research on a cascaded multilevel inverter by employing three-phase transformers,” *IET Power Electronics*, vol. 5, no. 5, pp. 561-570, May 2012.
- [16] J. Chen, Y. J. He, X. Y. Wang, and J. J. Liu, “Research of the Unity Theory Between Three-level Space Vector and Carrier-based PWM Modulation Strategy,” *Proceedings of The Chinese Society for Electrical Engineering*, vol. 33, no. 9, pp. 71-78, Mar. 2013.
- [17] U. M. Choi, F. Blaabjerg, and K. B. Lee, “Method to Minimize the Low-Frequency Neutral-Point Voltage Oscillations With Time-Offset Injection for Neutral-Point-Clamped Inverters,” *IEEE Transactions on Industry Applications*, vol. 51, no. 2, pp. 1678-1691, Mar. 2015.
- [18] P. Alemi, S. Y. Jeong, and D. C. Lee, “Active Damping of LLCL Filters Using PR Control for Grid-Connected Three-Level T-Type Converters,” *Journal of Power Electronics*, vol. 15, no. 3, pp. 786-795, May 2015.
- [19] T. D. Nguyen, D. Q. Phan, D. N. Dao, and H. H. Lee, “Carrier Phase-Shift PWM to Reduce Common-Mode Voltage for Three-Level T-Type NPC Inverters,” *Journal of Power Electronics*, vol. 14, no. 6, pp. 1197-1207, Nov. 2014.
- [20] J. D. B. Ramirez, J. J. R. Rivas, and E. P. Sanchez, “DSP-Based Simplified Space-Vector PWM for a Three-Level VSI with Experimental Validation,” *Journal of Power Electronics*, vol. 12, no. 2, pp. 285-293, Mar. 2012.
- [21] H. Akagi, T. Hatada, “Voltage Balancing Control for a Three-Level Diode-Clamped Converter in a Medium-Voltage Transformerless Hybrid Active Filter,” *IEEE Transactions on Power Electronics*, vol. 24, no. 3, pp. 571-579, Mar. 2009.
- [22] U.M. Choi, K.B. Lee, “Space vector modulation strategy for neutral-point voltage balancing in three-level inverter systems,” *IET Power Electronics*, vol. 6, no. 7, pp. 1390-1398, April 2013.



**Gangui Yan** He was born in Ying tan City, Jiangxi Province, China, in Dec 1971. He received Ph.D from the Department of Electrical Engineering Tsinghua University in 2003. His research interesting is including the wind power generation and power electronic technology. He is the

Professor of Northeast Electric Power University.



**Shuangming Duan** He received the B.S. and M.S. degrees from the Northeast Electric Power University, Jilin, China, in 2007 and 2013, respectively, where he is currently working toward the Ph.D. degree. His research interests include power converter and renewable power generations.

Proc