



ORIGINAL RESEARCH

Optimized ultra high voltage gain DC–DC converter with current stress reduction for photovoltaic application

 Ammar Falah ALgamluoli^{1,2}  | Xiaohua Wu¹ | Hayder K. Jahanger^{3,4} 
¹School of Automation, Northwestern Polytechnical University, Xi'an, China

²University of Baghdad, Electrical Engineering Department, Baghdad, Iraq

³School of Engineering, University of Warwick, Coventry, UK

⁴AHIVE Research Centre, Cardiff University, Cardiff, UK

Correspondence

 Hayder K. Jahanger, School of Engineering, University of Warwick, Coventry, UK.
Email: Hayder.jahanger@warwick.ac.uk

Abstract

This paper presents a non-isolated DC-DC converter designed to validate ultra-high voltage gain using a modified double boost mode. The objective is to achieve exceptionally high voltage gain by integrating a modified triple boost technique (MTBT), interleaved with second main and auxiliary third MOSFETs, and a modified switched inductor-capacitor (MSLC), effectively doubling the voltage transfer gain. Furthermore, MSLC is combined with the auxiliary third and double main MOSFET to double the voltage gain while concurrently mitigating voltage stress on the auxiliary MOSFET and diodes in the proposed converter (the PC). Additionally, all diodes in the MTBT operate under zero current switching (ZCS) and the double main and auxiliary third MOSFET face very low current stress at ultra-high voltage gain. The input current of the PC remains steady without pulsating at a low duty ratio, making the PC more suitable for renewable energy systems. The PC offers numerous advantages, exhibiting high efficiency and ensuring minimal voltage stress on power devices with low current stress on the power switches. Notably, PC aims to elevate input voltages from 30 V to a variable output range of 335 to 600 V, delivering 440 watts at 96.1% efficiency.

1 | INTRODUCTION

In recent years, the surging demand for renewable energy systems has spurred extensive research in power electronics, specifically focusing on the development of high-gain non-isolated DC-DC converters [1, 2]. These converters play a crucial role in efficiently transforming and managing energy in applications such as photovoltaic (PV) systems, electric vehicles (EVs), and other renewable energy sources. The pursuit of increased voltage gain, enhanced efficiency, and reduced component count has given rise to various innovative converter topologies. Solar and wind energy have gained widespread acceptance on a global scale among these sources. However, a significant challenge associated with photovoltaic solar panels is their inherent variability in producing low-voltage outputs, rendering them unsuitable for applications requiring high DC supply voltages [3]. In [4, 5], to overcome this limitation, the integration of DC–DC converters has become crucial. This integration enables the enhancement of voltage levels for various applications, including LED street lighting,

microgrid systems, uninterruptible power supplies, and medical equipment.

Various researchers have suggested different technological approaches for utilizing coupled inductors (CI) in non-isolated DC–DC converters. In [6] suggests an integrated Boost-SEPIC with soft switching for semiconductor devices, ensuring high efficiency. Modified techniques are explored in [7], which introduces a non-isolated high step-up DC–DC converter using a diode-capacitor technique and coupled inductors. Similarly, [8] employs coupled inductors and switched-capacitor cells (SC) to minimize current ripple through an interleaved structure. In [9], a high step-up DC–DC converter is introduced with a modified super-lift structure and coupled inductors, offering snubber-less operation and a reduced component count. Coupled inductors take centre stage in [10], where a high step-up DC–DC converter based on SC and coupled inductors achieves enhanced voltage gain without additional capacitors. These converters have demonstrated significant success in achieving high voltage gain. However, they encounter specific limitations that affect their overall effectiveness. These limitations include the

This is an open access article under the terms of the [Creative Commons Attribution](https://creativecommons.org/licenses/by/4.0/) License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

© 2024 The Author(s). *IET Power Electronics* published by John Wiley & Sons Ltd on behalf of The Institution of Engineering and Technology.

extensive use of active and passive components, which leads to an increase in parasitic resistance in capacitors and inductors, subsequently reducing voltage gain and efficiency. Moreover, they utilize a low switching frequency to achieve high voltage gain, but this approach necessitates high values of capacitors and inductors. Additionally, the use of silicon power MOSFETs with high internal resistance significantly impacts system efficiency. Furthermore, employing silicon diodes with high reverse recovery currents adversely affects the output voltage and system efficiency. Furthermore, as mentioned in [7], attempts to enhance the voltage transfer gain by modifying the turn ratio of coupled inductors can lead to an increase in internal resistance, which may compromise the overall efficiency of the system. Moreover, in [4, 5, 9–24] converters with coupled inductors experience increased spike voltages on the power switch's during off state because of the inductance with parasitic capacitance of the MOSFETs. While a clamped circuit is employed to address this issue [9, 10], it introduces a potential trade-off, leading to reduced efficiency and increased costs due to the effects of parasitic elements.

One topology, as explored in [2], is the high-gain non-isolated buck-boost DC–DC converter derived from the SEPIC converter. This converter ensures remarkable step-up voltage gain with continuous input current, providing an efficient solution for energy harvesting applications. Building upon this foundation, [3] introduces a new high-step-up DC–DC converter that integrates active-passive inductor cells (APIC), achieving substantial gains through parallel charging and series discharging. In [6, 7, 25–29], a different approach is taken, where a high-gain DC–DC converter combines a modified quadratic boost converter (MQBC) with a unique voltage multiplier (VM) cell, contributing to enhanced efficiency. The pursuit of PV-oriented solutions is evident in [26], where a high step-up three-level DC–DC converter is designed to achieve efficient operation with low input ripples and zero current switching (ZCS) conditions. Bidirectional converters have also garnered attention, as demonstrated in [27] with the introduction of an advanced bidirectional DC–DC converter for heightened gain and efficiency, featuring improved auxiliary networks. The application scope broadens in [28], where a switched inductor-based bidirectional DC–DC converter tailored for EVs and solar PV systems achieves high voltage gain. However, these high-gain converters face obstacles. The increased duty ratio results in higher conduction and switching losses, lowering power density and efficiency. This also places significant stress on power switches and diodes, impacting their reliability and lifespan.

In [30], a high-efficiency, non-isolated, interleaved DC-DC converter is proposed, featuring two modified step-up KY converters. The goal is to achieve increased voltage conversion ratios without the use of coupled inductors. In [5] demonstrates the integration of boosting modules with conventional topologies, resulting in higher voltage gain. In [11] introduces a non-isolated high step-up DC–DC converter employing active SL and SC cells. Transformer-less solutions are investigated in [12], showcasing a high-gain DC–DC converter with reduced duty ratios. The pursuit of high voltage gain is detailed in [14], where a DC–DC boost converter is introduced, achieving

six times the gain of a standard boost converter. This design utilizes SL and SC, incorporating a modified (VM) cell for enhanced efficiency and reduced voltage stress. Simplicity and efficiency converge in [15], which introduces a new design for a high-gain DC/DC boost converter ideal for low input voltage applications. Cascading additional cells further increases voltage gain while minimizing passive components. The integration of discontinuous-current quasi-Z-source and SC networks is explored in [16], presenting a solution with low input current ripple and a wide voltage gain range. Although these converters exhibit the potential for substantial voltage transfer gain, they face limitations that hinder overall performance and limit adaptability. These challenges include the need for a high-duty cycle to achieve increased voltage gain, resulting in heightened conduction and switching losses that reduce efficiency.

The DC–DC converter in [17] uses a VM technique for high gain in three modes. In [18] emphasizes a transformer-free design, combining a dual boost converter with an SL structure for non-isolated high-voltage gain. In [19] suggests converters with active and passive SL, SC cells, and an auxiliary switch for high voltage gain in a non-isolated configuration. In [20] employs (SL)/(SC) networks for a high step-up non-isolated DC–DC converter, reducing voltage stress and enabling extension for higher voltage gain. Despite their potential for high gain, these converters face challenges. The elevated duty ratio increases conduction and switching losses, impacting power density and efficiency. The heightened duty ratio also stresses power switches and diodes, affecting reliability. The preference for double inductors and low switching frequencies introduces parasitic resistance, compromising overall performance. In [21] introduces a boost DC–DC converter based on the voltage lift (VL) technique, emphasizing simplicity, low input current ripple, and high voltage gain. In [22] proposes an SL double switch DC–DC converter for compactness and superior performance with fewer components. In [23] presents a transformerless single-switch high-gain DC–DC converter with a (SC)/(SL) cell and a voltage multiplier stage. In [31] adopts an SL/ VM cell for an expandable structure with high current stress. To explore high-gain non-isolated DC–DC converters, [32, 33] introduces four new non-isolated boost topologies using four-terminal PWM high-gain switch cells with an inductor-switch network (LSN). While these converters offer higher gain, challenges include obstacles from various components, impacting system efficiency and performance. There's notable current stress on power switches and high voltage stress on power devices. The complex gate control circuit requires a significantly large space [34].

This paper designs an innovative non-isolated DC–DC converter to validate ultra-high voltage gain and current stress reduction by using a modified double boost mode (MDBM) interleaved with modified triple boost technique (MTBT) and modified switched inductor-capacitor (MSLC). The objective is to achieve exceptionally ultra-voltage gain by merging an MTBT, interleaved with second main and auxiliary third MOSFETs, and an MSLC, effectively doubling the voltage transfer gain. Furthermore, the MSLC is combined with the auxiliary third and double main MOSFET to double the voltage gain while




FIGURE 1 (a) The proposed converter, integrated with solar panels (PV) and a battery, is designed for ‘Saving Mode’ usage, enabling it to supply a wide range of applications. (b) The proposed converter circuit diagram.

concurrently mitigating voltage stress on the auxiliary MOSFET and diodes in the proposed converter. Additionally, all diodes in the MTBT operate under ZCS and the double main and auxiliary third MOSFET face very low current stress at ultra-high voltage gain when the proposed converter provides 600 V at 440 W. The input current of the proposed converter remains steady without pulsating at a low duty ratio, making the proposed converter more suitable for PV applications. The proposed converter demonstrates remarkably high efficiency at elevated power levels, achieving 96.1% efficiency at 440 W by utilizing SiC MOSFETs and diodes at a high switching frequency. Additionally, when supplying 600 V, the voltage stress on both the main and third MOSFETs is significantly reduced, leading to substantially lower switching losses. Furthermore, all power switches experience low current stress even at these high-power levels. Moreover, this reduction in current stress across all power switches and diodes leads to a significant decrease in conduction loss. Cumulatively, these reductions enable the proposed converter to operate with enhanced efficiency and performance. The proposed converter is capable of stepping up very low input voltages to high output voltages, which could result in a reduced number of photovoltaic (PV) panels, thereby saving space and cost.

2 | THE PRINCIPAL OPERATION AND STRUCTURE OF THE PC

In Figure 1a, the integration of the photovoltaic converter (PC) with solar panels is demonstrated, highlighting its potential for use in energy saving mode. Moreover, the proposed converter, featuring a wide range of output voltages, is suitable for various applications, such as electric vehicle charging (EV), electric home appliances, high-voltage DC lines, and LED lighting systems. In Figure 1b, the presentation of the proposed converter

circuit diagram is made, featuring three small values primary inductors, seven capacitors, and three power switches (with Sw_1 as the first main switch, Sw_2 as the second main switch, and Sw_3 as the auxiliary third switch), along with seven diodes. Several notable advantages are designed to be provided by this circuit. One of the key advantages of this converter is the elimination of the need for isolated coupled inductors and transformers, which are typically essential for voltage step-up. Additionally, a SiC MOSFET with low on-state resistance is employed in the proposed converter to achieve ultra-high voltage gain while minimizing conduction and switching losses. Utilizing SiC MOSFETs and diodes at a high switching frequency aims to achieve high efficiency and elevated power density with reduced switching losses. The efficiency of the proposed converter can be significantly enhanced by operating at a high switching frequency, which leads to a reduction in the values of inductors and capacitors. The implementation of the proposed converter structure is intended to be easy and all switches turn on and off simultaneously. The reliability of this design is greatly improved, especially in photovoltaic applications, by the feature of the input current (I_i) at very low duty cycles having zero pulsation. Furthermore, concerns about voltage across on both the double primary and third switches and all diodes are addressed in the system. In addition, low voltage stress is faced by the inductors at high voltage gain. Also, the current stress through both the double main and third auxiliary switches is intended to be reduced when the system supplies 440 W at 600 V output voltage, with V_s equal to 30 V. In comparison to earlier DC-DC converters, a superior voltage gain is aimed to be achieved by the proposed converter while utilizing a minimal number of capacitors and inductors. The control mechanism is intended to be streamlined by the synchronous turning on and off of three power devices, contributing to the overall efficiency and effectiveness of the suggested converter. Additionally, the gate control circuit is simple and small in size.

2.1 | Operation of the PC

Two modes of operation are employed by the PC: discontinues conduction mode (DCM) (low duty cycle, below 57%) for light load application, and continues conduction mode (CCM) (higher duty cycle, above 57%) for higher load situations (as depicted in Figure 4).

2.2 | Operation of the PC at DCM

In DCM, a CCM is maintained by the input current without pulsations, while L_3 operates in DCM when the proposed converter supply 600 V output voltage at 440 W. The six operation modes for this scenario are visually delineated in Figure 3a, and the corresponding current waveforms of the converter in DCM are presented.

Mode 1: $[0 \text{ to } t_0]$. Three MOSFETs, Sw_1 , Sw_2 , and Sw_3 , are in the on state. All diodes are in the off state, as illustrated in Figure 3a. During this phase, L_1 and L_2 begin to charge energy from the input source (V_s). Simultaneously, L_3 starts accumulating energy from C_1 , which is in series with it. C_2 discharges current through Sw_2 , and this current flows from both L_2 and C_2 during this mode.

D_4 and D_6 operates at ZCS at period, m . C_7 discharges its energy to supply current to the load. The converter for this mode is shown in Figure 2a. The equations during Mode 1 are as follows:

$$\left. \begin{aligned} VL_1 &= V_s \\ VL_2 &= V_s \\ VL_3 &= V_{c1} + V_{c2} \\ VL_2 &= V_{c1} + V_{c3} - V_{c4} \\ V_{c7} &= V_o \end{aligned} \right\} \quad (1)$$

$$\left. \begin{aligned} I_i &= iL_1 + iL_2 \\ I_{Sw1} &= iL_1 \\ I_{Sw2} &= iL_2 - I_{c2} \\ I_{sw3} &= I_{c1} = iL_3 \\ iL_3 &= I_{c1} \\ I_o &= I_{c7} \end{aligned} \right\} \quad (2)$$

where V_s is the input voltage, VL is the inductor voltage, V_c is the capacitor voltage, V_o is the output voltage, I_i is the input current, iL is the current through the inductor, I_{sw} is the current through the power MOSFETs, I_o is the output current, and I_c is the current through the capacitor.

Mode 2: $[t_0 \text{--} t_1]$. Three MOSFETs, Sw_1 , Sw_2 , and Sw_3 , are still in the on state. D_1 , D_2 , D_3 , D_5 , and D_7 are in the off state, as illustrated in Figure 3a. While D_4 and D_6 are in the on state after a period m , both of them operate at ZCS. During this phase, L_1 and L_2 still charge energy from V_s and, L_3 starts accumulating energy from C_1 . Still, C_7 discharges its energy to supply current

to the load. The current through Sw_3 will come from L_3 and be subtracted from C_3 , which means the current through Sw_3 is reduced during this mode. In addition, the current through Sw_2 is reduced after the current reduction in Sw_3 . Moreover, the current through D_4 is the same as the current through C_4 , and the current through D_6 is the same as the current through C_5 . The PC for this mode is shown in Figure 2b. After the reduction in the C_2 current, this approach is designed to reduce current stress on both Sw_3 and Sw_2 , resulting in the PC operating at high performance. Additionally, conduction loss is significantly reduced during this mode. In addition, current stress reduction would let the PC provide ultra-high voltage gain with a small volume of the heat sink in the PC. That means the size of the PC is significantly reduced. The current equations for components during Mode 2 are as follows: Where, the D_4 and D_6 operate at ZCS during time m , where, the value of m can be found in Equation (5).

$$\left. \begin{aligned} I_{c5} &= I_{d6} = I_{c6} \\ I_{c4} &= I_{d4} \\ -I_{c3} &= I_{c6} - I_{c4} \end{aligned} \right\} \text{from } (0 < t < m) \quad (3)$$

$$\left. \begin{aligned} I_{sw3} &= iL_3 = I_{c1} - I_{c3} \\ I_{sw2} &= iL_2 - I_{c2} \end{aligned} \right\} \quad (4)$$

$$\text{Where, } m = \frac{DT_s}{0.69 \sqrt{\left(\frac{1}{(C_1+C_2)}\right) (L_2 + L_3)}} \quad (5)$$

Mode 3: $[t_1 \text{--} t_2]$. Three MOSFETs, Sw_1 , Sw_2 , and Sw_3 , are turned off, and diodes D_1 , D_2 , and D_7 are turned on, while D_3 , D_4 , D_5 , and D_6 are in the off state. During this phase, L_1 begins to release energy to charge C_1 through D_1 and to supply current to the load by adding the current of L_3 , as shown in the circuit diagram of the converter in Figure 2c. L_2 starts to release energy to charge C_2 through D_2 . Additionally, L_3 supplies current to the load with the added current from L_1 . This means that D_3 and D_5 are in the “off” state and both will operate under ZCS at $\mathbf{h}/2$. The equations during Mode 3 are as follows:

$$\left. \begin{aligned} VL_1 &= V_{c1} - V_s \\ VL_2 &= V_{c2} - V_s \\ VL_3 &= V_{c1} - V_{c4} \\ V_{c5} &= V_{c4} + V_{c3} \\ V_{c7} &= V_o = V_{c5} + V_{c6} \end{aligned} \right\} \quad (6)$$

$$\left. \begin{aligned} I_i &= iL_1 + iL_2 \\ iL_1 &= I_{c1} + iL_3 \\ iL_2 &= I_{c2} = I_{d2} \\ iL_3 &= I_{c3} = I_{c6} \\ I_{c6} &= I_{d7} \\ I_{c6} &= I_{c7} + I_o \end{aligned} \right\} \quad (7)$$




FIGURE 2 (a) Mode (1) DCM; (b) Mode (2) DCM, Mode (2) CCM; (c) Mode (3) DCM, Mode (5) DCM; (d) Mode (4) DCM, Mode (4) CCM; (e) Mode (6) DCM; (f) Mode (1) CCM; (g) Mode (3) CCM; (h) Mode (5) CCM.

Mode 4: $[t_2-t_3]$. Three MOSFETs, Sw_1 , Sw_2 , and Sw_3 , are still turned off, and diodes D_1 , D_2 , and D_7 are still turned on, while D_4 and D_6 are in the off state. D_3 and D_5 are in the on state during this phase after time $h/2$. L_1 continues to discharge energy to charge C_1 through D_1 and to supply current to the load by adding the current of L_3 , as shown in the circuit diagram of the converter in Figure 2d. L_2 starts to discharge energy to charge C_2 through D_2 . Additionally, L_3 supplies current to charge C_3 and C_4 , and the current through C_3 charges C_5 through D_5 and charges C_6 . In addition, the C_6 current charges C_7 and supplies load current. This means that D_3 and D_5 are in the “off” state, and both will operate under ZCS at $h/2$, where b can be found in Equation (9). The current equations during Mode 4 are as follows:

$$\left. \begin{aligned} iL_3 &= -I_{c3} + I_{c4} \\ -I_{c3} &= -I_{c6} + I_{c5} \\ I_{d5} &= I_{c5} \\ I_{d3} &= I_{c4} \end{aligned} \right\} \text{from } \left(\frac{b}{2} < t < \left(1 - D - \frac{b}{2} \right) \right) \quad (8)$$

$$\text{Where, } b = \frac{(1-D)T_s}{0.69 \sqrt{\left(\left(\frac{1}{C_3+C_6} + C_7 \right) + (C_4) \right) L_3}} \quad (9)$$

Mode 5: $[t_3-t_4]$. Three MOSFETs, Sw_1 , Sw_2 , and Sw_3 , are still turned off, and diodes D_1 , D_2 , and D_7 are turned on, while D_3 , D_4 , D_5 , and D_6 are in the off state. L_1 continues to discharge energy to charge C_1 through D_1 and to supply current to the load by adding the current of L_3 , as shown in the circuit diagram of the PC in Figure 2c. L_2 continues to discharge energy to charge C_2 through D_2 . Additionally, L_3 supplies current to the load with current from L_1 . This means that D_3 and D_5 are in the “off” state, and both will operate under ZCS at time $(h/2)$. The equations during Mode 5 are the same as those in Mode 3.

Mode 6: $[t_4-t_5]$. Three MOSFETs, Sw_1 , Sw_2 , and Sw_3 , are still turned off, and diodes D_1 and D_2 are still turned on, while D_3 , D_4 , D_5 , and D_6 are still in the off-state and, D_7 is changed to the off-state during this mode. L_1 continues to discharge energy to charge C_1 through D_1 , and L_2 continues to discharge energy




FIGURE 3 Waveform of the PC (a) in DCM, (b) in CCM.

to charge C_2 through D_2 , while L_3 has zero charges at D_2 . Additionally, C_7 supplies current to the load. The configuration of the PC in this mode is displayed in Figure 2e. Notably, the equations are the same as in the previous mode.

$$iL_1 = I_{c1} = Id_1 \quad (10)$$

As a result, when the proposed converter operates in DCM, it supplies a high load voltage of 600 V at 440 W. In this mode, all the MTBT diodes operate at ZCS, reducing the current stress across them and minimizing conduction loss due to diode internal resistance. Additionally, the current stress across Sw_1 , Sw_2 , and Sw_3 is markedly reduced when the PC achieves ultra-high voltage gain. Moreover, the voltage stress across all power diodes and power switches is significantly reduced at $V_o = 600$ V and high load power. This implies that the PC, utilizing SiC MOSFETs and diodes, can operate with very high efficiency and performance. Furthermore, the input current of the system does not pulsate at low-duty cycles, making the PC more suitable for PV applications.

2.3 | The PC operation in CCM

When the load current increases, the PC operates in CCM, as illustrated in Figure 3b. In CCM, both the input current and the L_3 inductor current adhere to the CCM pattern. This dynamic response results in a significant boost in the voltage gain ratio of the PC. Figure 3b provides a representation of the five operational modes and a visual representation of the current waveforms of the PC during CCM.

Mode 1: $[0 \text{ to } t_0]$. Three MOSFETs, Sw_1 , Sw_2 , and Sw_3 , are in the on state. Diodes D_1 , D_2 , D_3 , D_4 , D_5 , and D_7 are in the off state, as illustrated in Figure 3a. While only D_6 is in on state.

During this phase, L_1 and L_2 begin to charge energy from the V_s and, L_3 starts accumulating energy from C_1 . C_2 discharges current through Sw_2 and this current flows from both L_2 and C_2 during this mode. D_4 operates at ZCS during this time m where the period of m can be found in Equation (5). C_7 discharges its energy to supply current to the load. The PC for this mode is shown in Figure 2f. The equations during Mode 1 are as follows:

Mode 2: $[t_0-t_1]$. This mode is similar to Mode 2 in DCM

$$\left. \begin{aligned} iSw_3 &= -I_{c3} + iL_3 \\ I_{c3} &= I_{c6} = I_{c5} \\ Id_5 &= I_{c5} \end{aligned} \right\} \text{from } (0 < t < m) \quad (11)$$

Mode 3: $[t_1-t_2]$. Three MOSFETs, Sw_1 , Sw_2 , and Sw_3 , turned off, and diodes D_1 , D_2 , and D_7 are turned on, while D_4 and D_6 are in the off state. D_5 is in the on state during this mode. L_1 continues to discharge energy to charge C_1 through D_1 and to supply current to the load by adding the current of L_3 , as shown in the circuit diagram of the PC in Figure 2g. L_2 starts to discharge energy to charge C_2 through D_2 . Additionally, L_3 supplies current to charge C_3 , C_5 and C_6 . The current through C_3 charges C_5 through D_5 and charges C_6 . In addition, the C_6 current charges C_7 and supplies load current. This means that D_3 is in the “off” state, and will operate under ZCS at time m . The current equations during Mode 3 are as follows:

$$\left. \begin{aligned} iL_3 &= I_{c3} = I_{c5} + I_{c6} \\ Id_5 &= I_{c5} \end{aligned} \right\} \quad (12)$$

Mode 4: $[t_2-t_3]$: this mode is similar to Mode 4 in DCM

Mode 5: $[t_3-t_4]$: During this mode, Sw_1 , Sw_2 , and Sw_3 , are turned off, and diodes D_1 , D_2 , D_3 , and D_7 are turned on, while D_4 and D_6 are in the off state. In this phase, L_1 continues to release energy to charge C_1 through D_1 and to provide current to the load by combining with the current from L_3 , as depicted in the circuit diagram of the PC in Figure 2h. Simultaneously, L_2 begins to release energy to charge C_2 through D_2 . Additionally, L_3 contributes current to charge C_3 , C_4 , and C_6 . The current flowing through C_3 charges C_4 through D_3 and charges C_6 . Furthermore, the C_6 current charges C_7 and supplies the load current. It is important to note that D_5 is in the “off” state during this period, and D_5 operate under ZCS at time, h . The current equations during Mode 5 are as follows:

$$\left. \begin{aligned} iL_3 &= I_{c3} + I_{c4} \\ I_{c3} &= I_{c6} = Id_7 \end{aligned} \right\} \quad (13)$$

3 | VOLTAGE GAIN AT CCM

In CCM, the PC is operated when a high load current is supplied. Therefore, the voltage gain of the PC is derived at CCM, as illustrated in the equations below.

$$\left. \begin{aligned} & \frac{1}{T_s} \left(\int_0^{DT_s} (2V_s + V_{c1} + V_{c2}) dt + \int_D^{T_s} (V_{c1} - V_s) dt \right) \\ & + \int_D^{T_s} (V_{c2} - V_s) dt \int_D^{T_s} (V_{c1} - V_{c4}) dt = 0 \end{aligned} \right\} \quad (14)$$

$$\frac{1}{T_s} \left(\int_0^{DT_s} (V_{c1} + V_{c2}) dt + \int_D^{T_s} (V_{c1} - V_{c4}) dt \right) = 0 \quad (15)$$

$$\frac{1}{T_s} \left(\int_0^{DT_s} (V_{c1} + V_{c3} - V_{c4}) dt + \int_D^{T_s} (V_{c1} - V_{c4}) dt \right) = 0 \quad (16)$$

Applying the volt-second balance to L_1 , L_2 , and L_3 using Equations (1) and (6) results in Equation (14). Deriving Equation (15) involves applying a volt-second balance specifically to L_3 to determine V_{c4} . Subsequently, Equation (20) are obtained. Furthermore, determining V_{c3} is the outcome of applying volt-second balance to L_3 , leading to the formulation of Equation (16). Applying volt-second balance individually to L_1 and L_2 , utilizing Equations (1) and (6), gives rise to Equations (17) and (18) in the quest to determine V_{c1} and V_{c2} , respectively.

$$V_{c1} = \frac{V_s}{(1-D)} \quad (17)$$

$$V_{c2} = \frac{V_s}{(1-D)} \quad (18)$$

$$V_{c3} = \frac{2V_s}{(1-D)^2} \quad (19)$$

$$V_{c4} = \frac{V_s(D+1)}{(1-D)^2} \quad (20)$$

Equation (23) represents the output voltage of the PC, equating to the sum of Equations (21) and (22). Describing the Mdc voltage gain equation of the PC in CCM, Equation (24) is presented. It is worth highlighting that the PC demonstrates a superior voltage gain compared to its predecessors.

$$V_{c5} = \frac{2V_s(D+1)}{(1-D)^2} \quad (21)$$

$$V_{c6} = \frac{2V_s}{(1-D)^2} \quad (22)$$

$$V_o = V_{c5} + V_{c6} \quad (23)$$

$$Mdc(CCM) = \frac{V_o}{V_s} = \frac{(4+2D)}{(1-D)^2} \quad (24)$$

4 | VOLTAGE GAIN AT DCM

By applying the volt-second balance principle to inductors L_1 , L_2 , and L_3 , Equation (25) is derived from Equations (1) and (6), resulting in insightful equations in (26) upon solving. Significantly, the discharging time of L_3 is represented by D_1 in Equation (26), and Equation (28) offer clarity on the average

inductor current within L_3 . Furthermore, Equation (29) articulates the output current as an average value, while Equation (27) defines the peak current of inductor L_3 during DCM.

$$\left. \begin{aligned} & \frac{1}{T_s} \left(\int_0^{DT_s} (2V_s - V_{c2} - V_{c1}) dt + \int_D^{T_s} (V_{c2} - V_s) dt + \right. \\ & \left. \int_D^{T_s} (V_{c1} - V_s) dt + \int_D^{D_1 T_s} (V_{c1} + V_{c3} - V_o) dt = 0 \right) \end{aligned} \right\} \quad (25)$$

$$D_1 = \frac{2V_s(2+D)}{V_o(1-D)} \quad (26)$$

$$iL_{3peak} = \frac{2V_s D}{f_s L_3 (1-D)} \quad (27)$$

$$\langle I_3 \rangle = \frac{V_s D (D + D_1)}{f_s L_3 (1-D)} \quad (28)$$

$$I_o = \frac{(V_{c1} + V_{c2}) D D_1}{2 f_s L_3} \quad (29)$$

Remarkably, the correlation between V_o and V_s in the DCM operation of the PC is established by Equation (30). The voltage gain, as revealed by Equation (30), is contingent on crucial factors—such as the duty cycle (D), load resistor (RL), and switching frequency (f_s). Furthermore, Equation (30) expresses the PC voltage gain as a function of (K), representing the load-less factor and shedding light on its behaviour. To identify the pivotal value of K (Kcrit), Equation (32) is derived by utilizing Equation (31). Equation (33) precisely defines the boundary condition that differentiates between the CCM and DCM operation modes, as explicitly stated in the same Equation (33).

$$Mdc(DCM) = \frac{V_s D R L (4 + 2D)}{f_s L_3 V_o (1-D)^2} \quad (30)$$

$$Mdc(DCM) = \frac{1}{(1-D)} \sqrt{\frac{2D(4+2D)}{K}}, \text{ Where } K = \frac{2L_3}{R L T_s} \quad (31)$$

$$k_{crit} = \frac{D(1-D)^2}{(2+D)} \quad (32)$$

$$k_{crit} = \begin{cases} \text{if } K_{crit} > K \text{ The (PC) operate in DCM} \\ \text{if } K_{crit} < K \text{ The (PC) operate in CCM} \end{cases} \quad (33)$$

Figure 4 illustrates the dynamic performance of the proposed converter in both CCM and DCM. It is evident that, based on the condition outlined in Equation (33), when the duty cycle is below 0.57, the proposed converter operates in DCM. On the flip side, as the load current rises and the duty cycle surpasses 57%, the proposed converter transitions into CCM.

5 | VOLTAGE STRESS ANALYSIS

Analysing the evaluation of voltage stresses across the MOSFETs, diodes, and capacitors is crucial. By referring




FIGURE 4 Dynamic performance of the PC Kcrit and K versus D.

to Equations (34), the voltage across D_1 and D_2 can be determined, remaining relatively small depending on V_s . Equations (35) and (36) offer insights into the voltage levels across $D_3, D_4, D_5, D_6,$ and D_7 . Notably, the voltage across the diodes mentioned in Equations (35) to (36) consistently remains lower than half of V_o .

$$VD_1 = \frac{V_s}{(1-D)} = VD_2 \quad (34)$$

$$VD_3 = \frac{2V_s}{(1-D)^2} = VD_4 \quad (35)$$

$$VD_5 = \frac{2V_s}{(1-D)^2} = VD_6 = VD_7 \quad (36)$$

Equations (37) and (38) are utilized to calculate the voltage across MOSFETs, yielding values that are notably small. Specifically, the voltage across Sw_1 equals V_{c1} , and the voltage across Sw_2 equals V_{c2} . Additionally, the voltage across Sw_3 , as expressed in Equation (39), is equal to V_{c4} , which is relatively lower than half of V_o . Consequently, as the PC generates a high V_o which is equal to 600 V while, the voltage across the power MOSFETs significantly decreases. That means the switching losses of these power switches are significantly reduced when the PC supplies a high load voltage of about 600 V.

$$V_{sw1} = \frac{V_s}{(1-D)} \quad (37)$$

$$V_{sw2} = \frac{V_s}{(1-D)} \quad (38)$$

$$V_{sw3} = \frac{V_s(D+1)}{(1-D)^2} \quad (39)$$

Equations (40) and (41) illustrate the voltage across C_1 and C_2 . Equations (42) and (43) provide details on the voltage across $C_3, C_4,$ and C_6 . Equation (44) pertains to the voltage across C_5 . Equation (45) reveals the voltage across C_7 , which equals V_o . Notably, the voltage stress on the MOSFETs and power diodes significantly decreases when the PC handles a 440 W load, with L_3 operating in DCM and L_1 and L_2 in CCM at a 600 V output voltage at V_s is 31 V.

TABLE 1 Prototype components design of the PC.

SiC MOSFETs (Sw_1 and Sw_2) (SiC, Silicon carbide)	650 V, 40 A(TW048N65C) $R_{on} = 40 \text{ m}\Omega$
SiC MOSFETs (Sw_3)	1200 V, 30 A(SCTW40N120G2VAG), $40 \text{ m}\Omega$
SiC Schottky diodes	1200 V, 30 A(IDW15G120C5B),
$L_1 = L_2$	10 μH , 2.9 $\text{m}\Omega$
L_3	68 μH , 1.9 $\text{m}\Omega$
$C_1 = C_2$	100 μF , 100 V, $\text{rc} = 0.035 \Omega$
$C_3 = C_4 = C_5 = C_6$	100 μF , 500 V, $\text{rc} = 0.05 \Omega$
C_7	74 μF , 900 V, $\text{rc} = 0.025 \Omega$
V_o (Output Voltage)	600 V
V_s (Input Voltage)	30–40 V
F_s (Switching frequency)	150 KHz
D duty cycle	48% at 600 V output voltage
Output Power	440 W
I_c drive circuit	1EDI60N12AF 600 V output side
Inductors size	($L/2.85 \text{ cm} * W/2.75 \text{ cm} * H/2.35 \text{ cm}$)
The proposed converter size	$L = 12.3 \text{ cm}, H = 4.2 \text{ cm}, W = 9.3 \text{ cm}$

$$V_{c1} = \frac{V_s}{(1-D)} \quad (40)$$

$$V_{c2} = \frac{V_s}{(1-D)} \quad (41)$$

$$V_{c3} = \frac{2V_s}{(1-D)^2} = V_{c6} \quad (42)$$

$$V_{c4} = \frac{V_s(D+1)}{(1-D)^2} \quad (43)$$

$$V_{c5} = \frac{2V_s(D+1)}{(1-D)^2} \quad (44)$$

$$V_{c7} = V_o \quad (45)$$

6 | COMPONENTS DESIGN OF THE PC

The essential components of the 440 W prototype for the PC include capacitors, inductors, MOSFETs, and power diodes. Achieving a high voltage gain requires careful design of these components. The PC comprises three inductors with small values and seven capacitors with small values, as outlined in Table 1, providing clarity on the prototype design parameters.

$$L_1 = \frac{V_s D T_s}{\Delta i L_1} = L_2 \quad (46)$$

$$L_3 = \frac{2V_s D T_s}{(1-D)\Delta i L_3} \quad (47)$$

$$C_1 = \frac{V_o(2+D)}{\Delta v_{c1} R_L f_s (1-D)} \quad (48)$$

$$C_2 = \frac{V_o(2+D)}{\Delta v_{c2} R_L f_s (1-D)} \quad (49)$$

$$C_3 = \frac{V_o(2+D)}{\Delta v_3 R_L f_s (1-D)} = C_6 \quad (50)$$

$$C_5 = \frac{V_o(2+D)D}{\Delta v_5 R_L f_s (1-D)^2} = C_4 \quad (51)$$

$$C_7 = \frac{V_o D}{\Delta V_o F_s R_L} \quad (52)$$

Table 1 emphasizes a significant decrease in inductor values as switching frequencies rise. Furthermore, the low internal resistance of these inductors contributes to minimized power losses in the proposed converter. In designing the inductors for the 440 W converter, L_1 and L_2 can be crafted using Equation (46), and the value of L_3 can be ascertained through Equation (47). The determination of capacitor values can be accomplished using Equations (48) to (52).

Remarkably, Table 1 underscores that employing ferrite cores with flat wire inductors measuring (2.85 cm x 2.75 cm x 2.35 cm) at an exceptionally high switching frequency results in remarkably low internal resistance for the inductors. In addition, a SiC MOSFET with low on-state resistance is employed in the proposed converter to validate ultra-high voltage gain while minimizing conduction and switching losses. Using SiC MOSFETs at a high switching frequency aims to achieve high efficiency at elevated power density with reduced switching losses [35].

The proposed converter is designed at a high switching frequency. If Si MOSFETs are used, power dissipation would be excessively high, necessitating the use of a large heat sink. Furthermore, the efficiency and performance of the proposed converter's output voltage would decrease when Si MOSFETs are employed at high switching frequencies [4, 5, 9–24, 31–36]. Moreover, designing the proposed converter at a low switching frequency would result in significantly higher values for inductors and capacitors. This means that the internal resistance of L and C would be high, significantly affecting the performance of the proposed converter, and leading to a significantly larger converter size. In addition, SiC Schottky diodes with zero reverse recovery current and no forward recovery, make the system operate with high efficiency and performance.

7 | THE PC AND ITS CONTROL STRATEGY

A pair of Proportional Integral (PI) controllers for the proposed converter, depicted in Figure 5a, is employed to ensure optimal performance. The stable load current is ensured by the first PI controller, which functions as an internal controller. At the same time, the desired output voltage is supervised by the second PI controller, serving as an outer controller. The error, $E(t)$, resulting from subtracting the actual output voltage from the target voltage, is utilized as input for the first PI voltage controller. The reference current for the load is determined by the computation performed by the PI voltage controller's output. Deliberate restrictions are imposed on this reference current to prevent

excessive current draw. The feedback current is subtracted from the limited reference current, forming the input for the PI current controller governed by Equation (53), where the output of the PWM generator serves as the input to the IC drive of the PC. The schematic of the gate drive circuit of the PC is illustrated in Figure 5b. To implement the control strategy, an Arduino UNO is utilized as the controller for the proposed converter. The controller's design employs trial-and-error tuning to ensure optimal output voltage results. In terms of utilizing a dual PI controller, the inner loop, which is the current controller, has KP and KI parameters that are slower compared to the KP and KI of the PI voltage controller. Consequently, the KP and KI parameters for the PI voltage controller are ten times faster than those for the PI current controller. This is demonstrated where $G_{ci}(s)$ represents the current PI controller and $G_{cv}(s)$ denotes the voltage PI controller, as shown in Equation (54).

$$U(t) = K_p e(t) + K_i \int e(t) \quad (53)$$

$$\left. \begin{aligned} G_{ci}(s) &= \frac{0.03s+5}{s} \\ G_{cv}(s) &= \frac{0.5s+70}{s} \end{aligned} \right\} \quad (54)$$

8 | PERFORMANCE COMPARISON OF THE PC WITH PREVIOUS HIGH-GAIN CONVERTERS

A comparison has been conducted between the proposed converter and its predecessors among DC–DC converters. Previous high-gain converters underwent simulation in PLECS and MATLAB software under identical conditions. Additionally, simulations of the converters presented in Figure 6 were conducted in both DCM and CCM to verify the voltage and current stresses across power devices under different conditions. In Figure 6a, it becomes apparent that the proposed achieves superior voltage gain compared to prior boosting converters. This heightened gain at a low-duty cycle signifies a reduction in conduction and switching losses, leading to enhanced efficiency. From Figure 6a, it can be seen that the proposed converter can provide high output voltage by stepping up low input voltage, which is equal to 31 V. This means (Mdc is 20). Moreover, the proposed converter can provide a higher voltage gain when the duty cycle is about 0.3, as shown in Figure 6a. Moving to Figure 6b, it is evident that the power switch devices in the proposed converter experience lower voltage stress compared to those in the aforementioned converters. In addition, low voltage stress across power switches means low switching losses, which will lead to an increase in the efficiency of the proposed converter.

In Figure 6c, it is evident that the voltage stress on the diode in the PC is lower than in previous converter designs. The voltage across all diodes in the proposed converter has low voltage stress when the proposed system supplies $V_o = 600$ V. This means low voltage stress on power diodes, which will result in




FIGURE 5 (a) Control strategy of the proposed converter. (b) Schematic of the gate drive circuit of the PC.

a reduction in the use of heat sinks and a decrease in the size of the proposed converter. In Figure 6d, it can be seen that the stress current through the MOSFETs in the PC is lower than the current stress experienced by the power switches in previous boosting converters. Additionally, when the system operates at a voltage transfer gain of 20 and supplies 440 W, the normalized current stress through the switch to load current is measured at 4.3, as depicted in Figure 6d. Additionally, from Figure 11c,d, it can be seen that the current stress across Sw_1 is 8 A, Sw_2 is 11.5 A, and Sw_3 is 8 A when the PC supplies power at 440 W at $V_o = 600$ V. This means the stress current through double main and auxiliary third switches is significantly reduced at $V_o = 600$ V and is lower than power switches in previous DC–DC converters.

In Figure 7a, it is observed that the PC achieves a higher gain than the previous converter, with a reduced number of power switches. Additionally, all power switches in the PC turn on and off simultaneously. In Figure 7b, the PC is demonstrated to have a higher gain compared to its predecessor, once again with fewer inductors. In Figure 7c, it is observed that the PC achieves a higher gain than the previous converter, with a lower count of power diodes. In Figure 7d, it is observed that the PC achieves a higher gain than the previous converter, with a lower count of total elements. Furthermore, it can be seen that the PC can attain higher efficiency than previous DC–DC converters,

with all power diodes operating at ZCS. The current stress on all power switches is significantly reduced at $V_o = 600$ V and 440 W. Additionally, all power switches turn on and off simultaneously without any complexity in the circuit of the control signal. Moreover, the three power switches are SiC MOSFETs with low on-state resistance at high switching frequency. This implies that the PC voltage gain is higher than the previous converter, with low conduction and switching losses.

In Table 2, the PC operates at a higher switching frequency, allowing for smaller components and reduced parasitic resistance. This results in a compact, lightweight, and cost-effective system. Unlike previous converters, it excels in both size efficiency and cost-effectiveness. While earlier converters achieved high voltage gain through a high-duty cycle, the PC efficiently boosts low V_s to a variable V_o (335–600 V) with a low D . Additionally, it features fewer power diodes, all operating under ZCS, which reduces losses from forward voltage and internal resistance.

Concerning input current, the PC maintains stability with zero pulsation at both low and high duty cycles. Table 2 illustrates that the PC exhibits higher efficiency compared to previous converters. Furthermore, it boasts a higher power output than the previous work. In terms of gate control (refer to Figure 1b), all power MOSFETs switch on and off simultaneously with a simple gate control circuit. In contrast,

TABLE 2 Analysing the PC in comparison to previous high-boosting converters.

Items	PC	Ref. [2]	Ref. [3]	Ref. [25]	Ref. [29]	Ref. [37]	Ref. [30]	Ref. [5]	Ref. [13]	Ref. [16]	Ref. [18]	Ref. [20]	Ref. [23]	Ref. [31]	Ref. [32]	Ref. [33]	Ref. [36]	Ref. [7]
F_s (KHz)	150	30	20	20	50	20	30	24	20	100	1	100	31.3	50	50	50	50	50
V_f	30	25	20	15	20	48	29	20	24	300	24	15	20	25	48	21	48	11
V_o	600	110	160	200	200	183	178	325	350	800	221	384	200	200	408	400	650	192
NL	3	4	6	5	2	4	4	3	2	3	4	2	2	2	2	4	2	CI $n=1$
NC	7	6	1	8	4	3	6	3	4	7	2	4	5	2	2	3	5	5
ND	7	3	14	6	5	4	4	3	5	4	8	4	7	4	2	9	5	5
NSW	3	1	2	1	1	4	2	1	1	1	2	2	1	1	2	3	2	2
NT	20	14	23	20	12	15	16	10	12	15	16	12	15	12	8	19	14	CI+12
Duty cycle (%)	48	60	60	60	60	65	73	70	80	60	42	77	50	72	73	$D_1=50,$ $D_2=30$	66	65
Power (W)	300	110	200	200	176	130	220	100	200	800	200	200	150	200	425	400	400	200
Input current pulsating	No	Yes	Yes	No	No	No	No	No	Yes	No	Yes	Yes	No	No	Yes	Yes	yes	No
Efficiency (%)	96.3	92	95.5	90	92.5	92.5	95.6	91.4	95	95	93	94.2	94.5	94.2	91.5	94	95	95.8
Mdc	$\frac{(4+2D)}{(1-D)^2}$	$\frac{3D}{(1-D)}$	$\frac{(1+7D)}{(1-D)}$	$\frac{1+3D-3D^2}{(1-D)^2}$	$\frac{1}{(1-D)}$	$\frac{2}{(1-D)^2}$	$\frac{1+3D}{(1-D)}$	$\frac{D}{(1-D)^2}$	$\frac{4}{(1-D)}$	$\frac{(2+2D)}{(1-D)}$	$\frac{(1+18.25D)}{(1-0.25D)}$	$\frac{2}{(1-D)^2}$	$\frac{(3-D)}{(1-D)^2}$	$\frac{(2+D)}{(1-D)}$	$\frac{(3+D)}{(1-D)}$	$\frac{(3+D1+3D2)}{(1-D1-D2)}$	$\frac{(5-4D+D^2)}{(1-D)^2}$	$\frac{(3+n(1+D))}{(1-D)}$
Mdc at $D=0.55$	25.18	3.6	10.7	8.6	9.8	2.22	5.8	2.71	8.8	6.8	12.7	9.8	12	5.7	7.9	22	15.3	10.11




FIGURE 6 (a) Comparisons voltage gain (Mdc) versus duty ratio. (b) V_{sw}/V_s versus Mdc; (c) V_D/V_s versus Mdc; (d) I_{sw}/I_o versus Mdc.

the gate control circuit in ref. [33] is quite complex, involving two different duty cycles to achieve high voltage gain.

Examining the voltage gain equation, it is evident that the PC achieves a higher gain than previous converters at $D = 0.48$. This suggests that the PC is well-suited for RES requiring variable and fixed high-output voltages across a wider range of duty cycles, achieving an impressive 96.3% efficiency.

9 | EFFICIENCY CALCULATION OF THE PROPOSED CONVERTER

The Proposed converter is composed of seven capacitors, three inductors, seven diodes, and three power switches—indispensable elements that, despite their significance, are not immune to constraints. Internal resistance is inherent in these components, and the power diode contributes to two specific types of losses: forward voltage (V_f) and internal resistance. Furthermore, the MOSFET devices introduce switching and conduction losses. Hence, a thorough assessment of the PC should account for these various sources of losses.

To ascertain the current stress on power switches, Equations (55), (56) and (57) are employed to calculate the root mean square (rms) current flowing through S_{w1} , S_{w2} , and S_{w3} , respectively

$$I_{sw1_{rms}} = \frac{I_o(2+D)\sqrt{D}}{(1-D)^2} \quad (55)$$

$$I_{sw2_{rms}} = \frac{I_oD(2+D)\sqrt{(2-D)}}{(1-D)^2} \quad (56)$$

$$I_{sw3_{rms}} = \frac{I_o(2+D)\sqrt{(D-m)(1-D^2)}}{(1-D)^2} \quad (57)$$

In the interim, Equations (58) to (63) come into play for determining the effective currents coursing through the power diodes. Notably, it is observable that the currents through D_3 , D_4 and D_6 experience significant reductions when operating under ZCS, contingent on the value of m as determined by Equation (5). Moreover, the rms current through D_5 undergoes a reduction when operating under ZCS.

$$ID_{1_{rms}} = ID_{2_{rms}} = \frac{I_o(2+D)}{\sqrt{(1-D)^3}} \quad (58)$$

$$ID_{3_{rms}} = \frac{I_o(2+D)\sqrt{(m-1)}}{2(1-D)} \quad (59)$$

$$ID_{4_{rms}} = \frac{I_o(2+D)\sqrt{(D-m)}}{2(1-D)^2} \quad (60)$$




FIGURE 7 Normalized voltage gain (Mdc) (a) to number of switches NSW versus duty cycle (b) to number of inductors NL versus duty cycle (c) to number of diodes ND versus duty cycle, (d) to total number of elements NT versus duty cycle.

$$ID_{5rms} = \frac{I_o(2+D)\sqrt{(1-2D-b)}}{2(1-D)} \quad (61)$$

$$ID_{6rms} = \frac{I_o(2+D)\sqrt{(D-m)}}{2(1-D)^2} \quad (62)$$

$$ID_{7rms} = \frac{I_o(2+D)}{2\sqrt{(1-D)}} \quad (63)$$

To calculate the rms input current, which is equal to the rms current through L_1 and L_2 refer to Equations (64). Equation (65) describes the effective current flowing through inductors L_3 .

$$iL_1rms = \frac{I_o(2+D)}{(1-D)^2} = iL_2rms \quad (64)$$

$$iL_3rms = \frac{I_o(2+D)}{(1-D)} \quad (65)$$

Equations (66) to (72) present the effective current through capacitors. It can be seen that the rms current through C_4 is a function of m , where m can be found in Equation (5).

$$Ic_1rms = \frac{I_o(2+D)}{(1-D)^2} \quad (66)$$

$$Ic_2rms = \frac{I_o(2+D)\sqrt{1+D+D^2}}{\sqrt{(1-D)^3}} \quad (67)$$

$$Ic_3rms = \frac{I_o(2+D)\sqrt{D+(1-D)^3}}{(1-D)^2} \quad (68)$$

$$Ic_4rms = \frac{I_o(2+D)\sqrt{0.25(D-m)+(1-D)^3}}{(1-D)^2} \quad (69)$$

$$Ic_5rms = \frac{I_o(2+D)\sqrt{0.25D+(1-D)^2(1-2D-b)}}{(1-D)^2} \quad (70)$$

$$Ic_6rms = \frac{I_o(2+D)\sqrt{D+(1-D)^3}}{(1-D)^2} \quad (71)$$

$$Ic_7rms = \frac{I_o\sqrt{4+5D}}{\sqrt{(1-D)}} \quad (72)$$

9.1 | Losses calculation for MOSFET devices

To analyse power losses in power MOSFETs, we categorize them into two types: conduction and switching losses. Equation (73) is utilized to calculate the MOSFET power conduction losses (P_{cd}). To determine the power switching loss of the MOSFET (P_{sw}), both turn-on losses and turn-off losses are computed using Equation (74) in [31]. In this equation, C_o represents the MOSFET's output capacitor, and F_s denotes the switching frequency. $I_{sw_{rms}}$ refers to the rms switching current, while tr and tf refer to the on-rise and off-fall times of the switch, respectively.

The comprehensive evaluation of MOSFET power loss is encapsulated in Equation (75), identified as S_{PL} . This equation integrates both Equations (73) and (74), offering a holistic perspective on the overall power losses of MOSFETs.

$$P_{cd} = I_{sw_{rms}}^2 r_{ds} \quad (73)$$

$$P_{sw} = 0.5V_{sw}^2 C_o F_{sw} + 0.5F_{sw} V_{sw} I_{sw_{rms}} (tr + tf) \quad (74)$$

$$S_{PL} = I_{sw_{rms}}^2 r_{ds} + P_{sw} \quad (75)$$

9.2 | Losses in power diode

The power losses in the diodes can be classified into two categories: internal resistance losses (rd) and forward diode voltage (V_f). It's imperative to consider all power losses associated with the seven diodes in the PC. The power losses (P_{vf}) arising from forward voltage are defined by Equation (76). The diode's average current can be computed using Equations (77) to (83). Equation (84) illustrates the diode power losses attributed to rd (P_{D_r}). The aggregation of all diode losses is necessary to determine the total diode power losses (D_{PL}) across the seven diodes, as expressed in Equation (85).

$$P_{vf} = I_{D_{ave}} V_f \quad (76)$$

$$ID_{1ave} = \frac{I_o(2+D)}{(1-D)} \quad (77)$$

$$ID_{2ave} = \frac{I_o(2+D)}{(1-D)} \quad (78)$$

$$ID_{3ave} = \frac{I_o(2+D)(1-D-m)}{(1-D)} \quad (79)$$

$$ID_{4ave} = \frac{I_o(2+D)(D-m)}{2(1-D)^2} \quad (80)$$

$$ID_{5ave} = \frac{I_o(2+D)(1-D-h)}{2(1-D)} \quad (81)$$

$$ID_{6ave} = \frac{I_o(2+D)D}{2(1-D)} \quad (82)$$

$$ID_{7ave} = I_o(2+D) \quad (83)$$

$$P_{D_r} = ID_{rms}^2 r_{d} \quad (84)$$

$$D_{PL} = P_{D_r} + PV_f \quad (85)$$

9.3 | Losses in inductors and capacitors

Equations (86) and (87) are instrumental in determining inductor (L_{PL}) and capacitor (C_{PL}) power losses. The total power loss in the PC, denoted as T_{PLPC} , can be found in Equation (88), encompassing losses from MOSFETs, diodes, inductors, and capacitors. Efficiency is calculated using Equation (89). The use of inductors characterized by minimal parasitic resistance values serves to enhance the performance and efficiency of the PC.

$$L_{PL} = iL_{rms}^2 r_l \quad (86)$$

$$C_{PL} = I_{crms}^2 r_c \quad (87)$$

9.4 | Total power losses in the PC

$$T_{PLPC} = S_{PL} + D_{PL} + L_{PL} + C_{PL} \quad (88)$$

$$\eta = \frac{P_o}{P_o + T_{PLPC}} 100\% \quad (89)$$

In Figure 8a, the adoption of flat wire inductors with low internal resistance leads to a substantial reduction in the overall power loss in the PC. Moreover, the efficiency of the PC sees improvement with the integration of components such as SiC MOSFETs, SiC diodes, and low-resistance capacitors. The proposed converter, featuring new interleaving, showcases a decrease in current stress through D_3 , D_4 , D_5 , D_6 and D_7 when supplying 440 W, contributing to its heightened efficiency and performance.

In Figure 8b, it can be seen that the conduction losses of the switches of the proposed converter are significantly small when the system provides 440 W at $V_o = 600$ V. Moreover, it can be seen that S_{w_1} has 0.35 W, S_{w_2} has 1.13 W, and S_{w_3} has 0.318 W when the PC provides high load power. In Figure 8c, it can be seen that the switching losses of the switches of the PC are significantly small when the proposed converter provides 440 W at $V_o = 600$ V. In addition, the reduction of voltage stress on all power switches significantly decreases switching power loss. Furthermore, the selection of SiC MOSFETs with very low output capacitance also contributes to a reduction in switching power loss.

In Figure 8d, it becomes apparent that a significant portion of the power loss is attributed to the capacitors and diodes. Additionally, losses arise from the intrinsic resistance of inductors and power switches within the system.




FIGURE 8 (a) Total power losses in PC ($T_{PL,PC}$). (b) Conduction losses of all switches at 440 W of the PC. (c) Switching losses of all switches at 440 W of the PC. (d) Percentage losses of the elements in the PC.




FIGURE 9 440 W PCB prototype of the PC.




FIGURE 10 Gate voltage, I_{d3} , I_{d4} , I_{d5} , I_{d6} and I_{d7} at CCM.




FIGURE 11 (a) $V_o = 600$ V, IL_1 and IL_2 ; (b) IL_1 and IL_3 ; (c) $V_o = 600$ V, I_{sw1} and I_{sw2} ; (d) I_{sw1} and I_{sw3} ; (e) I_{d1} and I_{d2} ; (f) I_{d3} and I_{d4} ; (g) I_{d6} and I_{d5} ; (h) I_{d7} ; (i) I_{c1} and I_{c2} .

10 | EXPERIMENTAL RESULTS AND DISCUSSIONS

The experimental results for the proposed converter were validated using a 440 W PCB prototype, as illustrated in Figure 9. The components used in the proposed converter are listed in Table 1, including all part numbers for MOSFETs and diodes. Where, the proposed converter has three power MOSFETs, seven capacitors, three inductors with small values and seven diodes. Rigorous quality validation and robustness assurance were achieved through the use of simulation tools such as MATLAB Simulink and PLECS software. These tools played a crucial role in verifying the results under diverse scenarios, thus reinforcing the effectiveness of the converter. To ensure even more robust verification, the same simulation software was used to recreate and cross-check the experimental outcomes under various conditions, further affirming the converter's functionality.

Figure 10 demonstrates that ZCS is achieved by D_3 , D_4 , D_5 , and D_6 , while the operation of the PC is in CCM. This signifies

a significant reduction in current stress across diodes as the load current increases in the PC. As a result, there is a noteworthy decrease in conduction losses of the power diodes. Furthermore, the PC can maintain high efficiency and performance levels.

In Figure 11a, we observe the inductor currents, IL_1 and IL_2 , when the PC operates in DCM mode at a 600 V output voltage and 440 W power with a duty cycle of 48%. In Figure 11b, we observe the inductor currents, IL_1 and IL_3 , when the PC operates in DCM mode at $V_o = 600$ V. In Figure 11c,d, we see the currents through Sw_1 , Sw_2 , and Sw_3 . These currents are significantly lower when the PC supplies a 440 W load, indicating a substantial reduction in conduction losses of three MOSFETs, leading to improved performance and efficiency for the PC. The pulse currents of Sw_1 , Sw_2 , and Sw_3 are equal to 8, 11.2, and 8 A, respectively.

In Figure 11e, we observe the current through D_1 and D_2 with low-stress current across them when the PC provides 440 W. Figure 11f shows the current through D_3 and D_4 , where both of them operates under ZCS. Figure 11g displays the




FIGURE 12 (a) I_{C3} and I_{C4} ; (b) I_{C5} and I_{C6} ; (c) I_{L3} and I_{C7} ; (d) V_{C1} and V_{C2} ; (e) V_{C3} and V_{C4} ; (f) V_{C5} and V_{C6} ; (g) V_{D1} and V_{D2} ; (h) V_{D3} .

current through D_6 and D_5 , with both operating under ZCS. Figure 11h illustrates the current through D_7 , with both operating under ZCS. Finally, in Figure 11i, we observe the current through C_1 and C_2 when the PC supplies 440 W at a duty cycle of 48%.

Figure 12a, it shows the current through C_3 and C_4 when the PC supplies 440 W, where, the current through C_3 and C_4 are same but in reverse direction and equal to zero during off state. Figure 12b, it shows the current through C_5 and C_6 where, the current through C_5 and C_6 are same but in reverse direction and equal to zero during off state. Figure 12c, it shows the current through I_{L3} and C_7 where, the current through C_7 is equal to I_o during off state.

Figure 12d, it can see the voltages across C_1 and C_2 , respectively, can be observed which is equal to 60 V. Figure 12e, it can

see the voltages across C_3 and C_4 , respectively, can be observed where the voltage across C_3 is equal to 220 V and the voltage across C_4 is equal to 175 V. Figure 12f shows the voltage across C_5 and C_6 , with the voltage across C_5 at 385 V and across C_6 at 218 V. The output voltage of the PC is the sum of V_{C5} and V_{C6} , totalling 603 V. Figure 12g it is evident that the voltage stress across D_1 and D_2 is kept considerably low which is equal to 60 V at off state. Figure 12h it can see the voltage across D_3 which is very low voltage.

In Figure 13a,b the voltages across D_3 , D_4 , D_5 , and D_6 show significant reductions when the PC operates at a high voltage gain of 600 V, where the voltage across the diodes is almost equal to half of the output voltage. Figure 13c displays the voltage across inductors L_1 and L_2 which equals the input voltage source, set at 31 V with an output voltage of 600 V. Figure 13d,




FIGURE 13 (a) V_{d4} and V_{d5} ; (b) V_{d6} and V_{d7} ; (c) V_{L1} and V_{L2} ; (d) V_{L3} ; (e) V_{sw1} and V_{sw2} ; (f) V_{sw3} ; (g) $V_o = 600$ V, $V_s = 31$ V, $I_o = 0.733$ A; (h) $V_o = 335$ V at 1.3 A at 440 W.

we see the voltage across inductor L_3 , which remains at 120 V during the on state, equivalent to $(V_{c1} + V_{c2})$. Figure 13e displays the S_{W1} and S_{W2} voltage across, which is very low and equivalent to the V_{c1} and V_{c2} , respectively. Figure 13f, the voltage across S_{W3} is observed to be equal to 160 V with zero voltage switching when the PC operates at DCM at $V_o = 600$ V at 440 W. This implies that the power device's voltage stress is considerably diminished when the PC operates at a high output voltage. Consequently, the power MOSFETs switching losses are greatly minimized, enabling the PC to operate with high efficiency and performance. Figure 13g, we observe that the PC can supply 440 W at a high output voltage. Additionally, the load voltage is maintained at 600 V with a load current of 0.733 A at $V_s = 31$ V. Figure 13h, it can see that the PC can supply 335 V at 440 W at 1.33 A load current.

The converter efficiently steps up a 30 V input to 600 V output under a 440 W load, notably reducing stress on all diodes in MTBT. Where all diodes in MTBT achieve ZCS at specific times. To minimize current through S_{W2} and S_{W3} , this switch's stress also decreases when capacitor C_4 and C_5 charge reaches zero. The voltage stress on power diodes, MOSFETs, and inductors decreases considerably with $V_o = 600$ V at 440 W.

This leads to a substantial reduction in switching and conduction losses for power devices, resulting in a substantial boost in efficiency. In essence, the PC performs at elevated levels of efficiency during high-load conditions. In Figure 14a,b, it is evident that the proposed converter PC exhibits high efficiency. Based on experimental calculations, it reaches 96.1% at a load voltage of 600 V and a load power of 440 W. In contrast, the theoretical calculation suggests that the efficiency of the proposed converter at 440 W is $\approx 96.6\%$, indicating a slight discrepancy when compared with the experimental efficiency test results.

Furthermore, it is noteworthy that the PC can operate with a duty cycle of 48% while maintaining an impressive efficiency of 96.1% under the same load conditions. It is essential to highlight that the inductors employed in the design of the PC are constructed using flat wire with exceptionally low internal resistance. Additionally, SiC MOSFET devices, known for their low internal resistance (R_{on}), have been strategically incorporated into the converter's design. Moreover, SiC diodes featuring low forward voltage (V_f) have been chosen to validate the high voltage gain achievable with this converter while maintaining high efficiency. Furthermore, it is worth noting that the input current of the PC exhibits minimal pulsation across a wide range of duty




FIGURE 14 Efficiency of the PC (a) versus duty cycle at simulation and experimental test at 440 W at 600 V output voltage (b), versus output power of PC.

cycles, rendering the system exceptionally well-suited for integration into renewable energy systems. The incorporation of the ZCS technique in the PC significantly contributes to its ability to operate efficiently and deliver outstanding performance.

11 | CONCLUSION

As a result, an innovative non-isolated DC–DC converter has been designed to achieve ultra-high voltage gain while reducing current stress. This is accomplished by employing a MDBM interleaved with an MTBT and an MSLC. The primary objective is to attain an exceptionally high voltage gain, which is achieved by integrating the MTBT interleaved with secondary main and auxiliary third switches, along with an MSLC. This integration effectively doubles the voltage transfer gain. Additionally, the MSLC is combined with the auxiliary third and double main MOSFETs to further double the voltage gain, while simultaneously mitigating the voltage across the auxiliary MOSFET and diodes in the proposed converter. Furthermore, all diodes in the MTBT operate under zero current switching, ensuring that both the double main and auxiliary third MOSFETs experience very low current stress at ultra-high voltage gains. This efficiency is evident when the converter delivers 600 V at 440 W with an efficiency of 96.1% at a very low duty cycle. The input current of the proposed converter remains steady without pulsation at a low duty ratio, making the system more suitable for photovoltaic systems. The advantages of this converter include its ability to exhibit very high efficiency at high power levels, and to ensure minimal voltage stress on all MOSFETs, with low current stress on all power switches. After reducing current stress through all power switches, conduction loss is significantly decreased. Moreover, the voltage across all switches and diodes is remarkably low, resulting in very low switching loss.

AUTHOR CONTRIBUTIONS

Ammar Falah Algamluoli: Writing—original draft; methodology; software. **Xiaohua Wu:** Supervision; conceptualization. **Hayder K. Jahanger:** Resources; writing—review and editing.

CONFLICT OF INTEREST STATEMENT

The authors declare no conflicts of interest.

DATA AVAILABILITY STATEMENT

The data that support the findings of this study are available from the corresponding author upon reasonable request.

ORCID

Ammar Falah Algamluoli  <https://orcid.org/0000-0002-7273-405X>

Hayder K. Jahanger  <https://orcid.org/0000-0002-6366-1960>

REFERENCES

1. Amir, A., Amir, A., Che, H.S., Elkhatib, A., Abd Rahim, N.: Comparative analysis of high voltage gain DC-DC converter topologies for photovoltaic systems. *Renewable Energy* 136, 1147–1163 (2019)
2. Banaei, M.R., Sani, S.G.: Analysis and implementation of a new SEPIC-based single-switch buck–boost DC–DC converter with continuous input current. *IEEE Trans. Power Electron.* 33(12), 10317–10325 (2018)
3. Babaei, E., Maheri, H.M., Sabahi, M., Hosseini, S.H.: Extendable nonisolated high gain DC–DC converter based on active–passive inductor cells. *IEEE Trans. Ind. Electron.* 65(12), 9478–9487 (2018)
4. Algamluoli, A.F., Wu, X., Mahmood, M.F.: Optimized DC–DC converter based on new interleaved switched inductor capacitor for verifying high voltage gain in renewable energy applications. *Sci. Rep.* 13(1), 16436 (2023)
5. Maroti, P.K., Padmanaban, S., Holm-Nielsen, J.B., Bhaskar, M.S., Meraj, M., Iqbal, A.: A new structure of high voltage gain SEPIC converter for renewable energy applications. *IEEE Access* 7, 89857–89868 (2019)
6. Rezvanyardom, M., Mirzaei, A.: High gain configuration of modified ZVT SEPIC-Boost DC-DC converter with coupled inductors for photovoltaic applications. *Sol. Energy* 208, 357–367 (2020)
7. Hoseinzadeh Lish, M., Ebrahimi, R., Madadi Kojabadi, H., Guerrero, J.M., Nourani Esfetanaj, N., Chang, L.: Novel high gain DC–DC converter based on coupled inductor and diode capacitor techniques with leakage inductance effects. *IET Power Electron.* 13(11), 2380–2389 (2020)
8. Javaheri Fard, H., Sadeghzadeh, S.M.: A high gain DC-DC converter based on coupled inductor and switched-capacitor cell with low-voltage stress. *J. Electr. Comput. Eng.* 2022, 9323182 (2022)
9. Shirzadi, M., Dehghan, S.M., Najafi, E.: High-step-up enhanced super-lift converter. *IET Power Electron.* 13(17), 3890–3899 (2020)
10. Ding, J., Zhao, S., Yin, H., Qin, P., Zeng, G.: High step-up DC/DC converters based on coupled inductor and switched capacitors. *IET Power Electron.* 13(14), 3099–3109 (2020)

11. Singh, A., Siva, V., Kumar, A., Singh, S.K.: Analysis and design of switched LC converter with reduced voltage stress for photovoltaic applications. *IEEE Trans. Ind. Appl.* 59, 6468–6479 (2023)
12. Zaid, M., Khan, S., Siddique, M.D., Sarwar, A., Ahmad, J., Sarwer, Z., Iqbal, A.: A transformerless high gain dc–dc boost converter with reduced voltage stress. *Int. Trans. Electr. Energy Syst.* 31(5), e12877 (2021)
13. Sundaramoorthy, K.: Switched inductor-capacitor network based non-isolated DC-DC converter: A double 2 gain converter with single switch. In: *Proceedings of the 2019 National Power Electronics Conference (NPEC)*, pp. 1–6. IEEE, Piscataway, NJ (2019)
14. Khan, S., Zaid, M., Mahmood, A., Nooruddin, A.S., Ahmad, J., Alghaythi, M.L., Lin, C.H.: A new transformerless ultra high gain DC–DC converter for DC microgrid application. *IEEE Access* 9, 124560–124582 (2021)
15. Mansour, A.S., Zaky, M.S.: A new extended single-switch high gain DC–DC boost converter for renewable energy applications. *Sci. Rep.* 13(1), 264 (2023)
16. Elsayad, N., Moradisizkoobi, H., Mohammed, O.: A new SEPIC-based step-up DC-DC converter with wide conversion ratio for fuel cell vehicles: Analysis and design. *IEEE Trans. Ind. Electron.* 68(8), 6390–6400 (2020)
17. Mumtaz, F., Yahaya, N.Z., Meraj, S.T., Singh, N.S.S., Abro, G.E.M.: A novel non-isolated high-gain non-inverting interleaved DC–DC converter. *Micromachines* 14(3), 585 (2023)
18. Mansour, A.S., Amer, A.H.H., El-Kholy, E.E., Zaky, M.S.: High gain DC/DC converter with continuous input current for renewable energy applications. *Sci. Rep.* 12(1), 12138 (2022)
19. Faridpak, B., Bayat, M., Nasiri, M., Samanbakhsh, R., Farrokhifard, M.: Improved hybrid switched inductor/switched capacitor DC–DC converters. *IEEE Trans. Power Electron.* 36(3), 3053–3062 (2020)
20. Farahani, H.J., Rezvanyardom, M., Mirzaei, A.: Non-isolated high step-up DC–DC converter based on switched-inductor switched-capacitor network for photovoltaic application. *IET Gener. Transm. Dis.* 17(3), 716–729 (2023)
21. Mohammadzadeh Shahir, F., Gheisarnejad, M., Khooban, M.H.: A new transformer-less structure for a boost DC-DC converter with suitable voltage stress. *Automation* 2(4), 220–237 (2021)
22. Bao, D., Kumar, A., Pan, X., Xiong, X., Beig, A.R., Singh, S.K.: Switched inductor double switch high gain DC-DC converter for renewable applications. *IEEE Access* 9, 14259–14270 (2021)
23. Allehyani, A.: Analysis of a transformerless single switch high gain DC–DC converter for renewable energy systems. *Arabian J. Sci. Eng.* 46(10), 9691–9702 (2021)
24. Algamluoli, A.F., Wu, X.: A new single-cell hybrid inductor-capacitor DC-DC converter for ultra-high voltage gain in renewable energy applications. *Electronics* 12(14), 3101 (2023)
25. Rajesh, R., Prabaharan, N.: Design of new nonisolated high gain converter for higher power density. *Int. Trans. Electr. Energy Syst.* 2023, 1–10 (2023)
26. Taghavi, S.S., Rezvanyardom, M., Mirzaei, A., Gorji, S.A.: High step-up three-level soft switching DC-DC converter for photovoltaic generation systems. *Energies* 16(1), 41 (2022)
27. Ashique, R.H., Salam, Z.: a high-gain, high-efficiency nonisolated bidirectional DC–DC converter with sustained ZVS operation. *IEEE Trans. Ind. Electron.* 65(10), 7829–7840 (2018). <https://doi.org/10.1109/TIE.2018.2802457>
28. Aiswarya, P., Varghese, B.M., Joy, N., George, A.: Switched inductor based bidirectional DC-DC converter for high voltage gain. *Mater. Today: Proc.* 58, 569–576 (2022)
29. Khan, F., Zaid, M., Tariq, A., Khan, M.M.A.: A new non-isolated high-gain DC-DC converter for the PV application. *e-Prime Adv. Electr. Eng. Electron. Energy* 5, 100198 (2023)
30. Sedaghati, F., Azizkandi, M.E., Majareh, S.H.L., Shayeghi, H.: A high-efficiency non-isolated high-gain interleaved DC-DC converter with reduced voltage stress on devices. In: *Proceedings of the 2019 10th International Power Electronics, Drive Systems and Technologies Conference (PEDSTC)*, pp. 729–734. IEEE, Piscataway, NJ (2019)
31. Hu, X., Xu, Z., Wang, L., Dong, S., Chen, J.: A transformer-less boost DC-DC converter with high gain and continuous input current for fuel cell vehicle. *Int. J. Circuit Theory Appl.* 52, 835–852 (2023). <https://doi.org/10.1002/cta.3770>
32. Shaw, P., Siddique, M.D., Mekhilef, S., Iqbal, A.: A new family of high gain boost DC-DC converters with reduced switch voltage stress for renewable energy sources. *Int. J. Circuit Theory Appl.* 51(3), 1265–1285 (2023). <https://doi.org/10.1002/cta.3464>
33. Iqbal, A., Gore, S., Maroti, P.K., Islam, S., Meraj, M., Marzband, M.: A new triswitching double duty high voltage gain boost converter for DC nanogrid application. *IEEE Trans. Ind. Appl.* 59, 6242–6250 (2023)
34. Algamluoli, A.F., Wu, X.: Ultra-high voltage gain DC–DC converter based on new interleaved switched capacitor inductor for renewable energy systems. *Int. J. Circuit Theory Appl.* 52(5), 2435–2465 (2024)
35. Qu, K., Zhang, C., Chen, W., Hu, B., Chen, J., Wang, J.: A hybrid Si/SiC interleaved bidirectional DC-DC converter to optimal power quality, efficiency, and cost tradeoff. In: *Proceedings of the 2021 IEEE Energy Conversion Congress and Exposition (ECCE)*, pp. 2001–2004. IEEE, Piscataway, NJ (2021)
36. Gopinathan, S., Rao, V.S., Sundaramoorthy, K.: Family of non-isolated quadratic high gain DC–DC converters based on extended capacitor-diode network for renewable energy source integration. *IEEE J. Emerging Sel. Top. Power Electron.* 10(5), 6218–6230 (2022)
37. Tarzamni, H., Babaei, E., Zarrin Gharehkhoushan, A., Sabahi, M.: Interleaved full ZVZCS DC–DC boost converter: Analysis, design, reliability evaluations and experimental results. *IET Power Electron.* 10(7), 835–845 (2017)

How to cite this article: Algamluoli, A.F., Wu, X., Jahanger, H.K.: Optimized ultra high voltage gain DC–DC converter with current stress reduction for photovoltaic application. *IET Power Electron.* 1–20 (2024). <https://doi.org/10.1049/pel2.12726>