Evaluation of Pulsed *I–V* Analysis as Validation Tool of Nonlinear RF Models of GaN-Based HFETs

Hassan Hirshy[®], *Member, IEEE*, Manikant Singh[®], *Member, IEEE*, Michael A. Casbon[®], *Member, IEEE*, Richard M. Perks, Michael J. Uren[®], *Member, IEEE*, Trevor Martin, Martin Kuball[®], *Senior Member, IEEE*, and Paul J. Tasker[®], *Fellow, IEEE*

Abstract—This paper evaluates the applicability of pulsed *I-V* measurements as a tool for accurately extracting nonlinear gallium nitride (GaN)-based heterojunction fieldeffect transistor (HFET) models. Two wafers with the identical layer structure but different growth conditions have been investigated. A series of *I–V* measurements was performed under dc and pulsed conditions demonstrating a dramatic difference in the kink effect and current collapse (knee walkout) suggesting different trapping behaviors. However, when radio frequency (RF) HV waveform measurements, utilizing active harmonic load-pull, were used to study the impact of these traps on the RF performance, both wafers gave good overall RF performance with no significant difference observed. This absence of correlation between pulsed *HV* measurement results and RF performance raises a question about the applicability of pulsed *I-V* measurements alone as a tool for extracting nonlinear device models in the case of GaN HFETs.

Index Terms—Active harmonic load–pull, current collapse, gallium nitride (GaN), heterojunction field-effect transistor (HFET), high-electron mobility transistor, kink effect, knee walkout, pulsed *I*-*V*, trapping effect.

I. INTRODUCTION

UE to the unique material properties of gallium nitride (GaN), particularly high-electron mobility, high break-

Manuscript received July 23, 2018; revised August 27, 2018 and September 14, 2018; accepted September 26, 2018. Date of publication October 17, 2018; date of current version November 26, 2018. This work was supported in part by the Engineering Research Network Wales under Project NRNC19 and in part by the U.K. EPSRC under Project EP/N031563/1. The review of this paper was arranged by Editor G. Niu. (*Corresponding author: Hassan Hirshy.*)

H. Hirshy, M. A. Casbon, R. M. Perks, and P. J. Tasker are with the Centre for High Frequency Engineering, School of Engineering, Cardiff University, Cardiff CF24 3QR, U.K. (e-mail: hirshyh@cardiff.ac.uk; casbonma@cardiff.ac.uk; perksrm@cardiff.ac.uk; tasker@cardiff.ac.uk).

M. Singh, M. J. Uren, and M. Kuball are with the Centre for Device Thermography and Reliability, H. H. Wills Physics Laboratory, University of Bristol, Bristol BS8 1TL, U.K. (e-mail: manikant.manikant@bristol.com; michael.uren@bristol.ac.uk; martin.kuball@bristol.ac.uk).

T. Martin is with IQE, Cardiff CF3 0LW, U.K. (e-mail: tmartin@iqep.com).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TED.2018.2872513

down field strength, and high thermal conductivity, GaNbased transistors have found increasing market penetration in the field of radio frequency (RF) systems and now power electronics applications. However, despite recent improvements in the growth and fabrication process for the successful realization of high-performance devices, the lack of a complete understanding of the measured shortfall in the performance of GaN-based heterojunction field-effect transistors (HFETs) still stands as an obstacle to full utilization of these devices in commercial applications. One of the main issues affecting the reliability and dynamic performance is the presence and impact of charge trapping [1]. A full understanding of many trapping phenomena and their effect on the electrical performance of GaN devices remains a major challenge. It has been observed that the trapping processes can induce the so-called "current collapse," a recoverable decrease in the drain current when operated with large gate-drain voltage swings [2]. Binari et al. [3] suggested that the compromised microwave power performance and the current collapse of the dc device characteristics are related to the presence of traps in the surface and in the GaN buffer layer. Several established models [4], [5] have been used to describe the nonlinear behavior of HFETs and MESFET devices. However, these models generally do not consider the trapping effect on the RF performance. For the experimental investigations of the traps [6]–[11], the pulsed I-V measurement method (P-I-V) [11] is widely utilized and is often used to extract the modified device models that aim to take into consideration the charge trapping effects when predicting the transistor's RF behavior. Initially applied to GaAs-based devices, the application of these modeling concepts has now become a major focus in the development of nonlinear large-signal RF GaN HFET models. In recent years, many empirical and compact physical models have been reported, aimed at predicting the performance of the GaN HFET devices [12]-[21]. Most of these models again rely on P-I-V measurements as a model extraction and validation tool when including the trapping effects. For instance, Tarazi et al. [20], [21] suggested that a trap model is crucial to fit dc-I-V characteristics and accurately predict the

This work is licensed under a Creative Commons Attribution 3.0 License. For more information, see http://creativecommons.org/licenses/by/3.0/

large-signal performance of GaN HFET devices. They used $P \cdot I - V$ measurements to acquire the fitting parameters of the trap controlling voltage in the modified nonlinear device model. Huang *et al.* [19] proposed a new 13-element drain current source model validated by measured $P \cdot I - V$ data with various quiescent biases and power dissipation.

In this paper, we investigate the impact of traps in AlGaN/GaN HFETs with and without the "kink effect" [22]–[23] and having differing "knee walkout" in P-*I*–*V* measurements. ("Kink effect" is a hysteresis very commonly observed in the knee region, but which is normally assumed to have no impact on the RF performance). An RF-*I*–*V* waveform measurement system utilizing active harmonic load–pull is also used to investigate the impact of these traps under RF conditions (RF-*I*–*V*). A comparative analysis of the behavior and impact of the traps under pulsed *I*–*V* and RF is reported. It is found that the measured "kink effect" in dc-*I*–*V*, and "knee walkout" in P-*I*–*V*, does not necessarily provide a valid prediction of the "knee walkout" observed under RF excitation.

II. EXPERIMENTAL DETAILS

The AlGaN/GaN epi-layers were grown by metal-organic chemical vapor deposition on 4-in silicon carbide wafers. Two wafers were grown with identical layer structures of the AlGaN barrier, GaN buffer, and AlGaN nucleation layer. Both wafers incorporated a conventional Fe doping profile in the GaN bulk to suppress short-channel effects, having a peak density of 3×10^{18} cm⁻³ which decreased exponentially toward the surface. Both wafers had a 0.2- μ m GaN channel region with unintentionally incorporated carbon density of 5×10^{16} cm⁻³, but different growth conditions in the lower part of the GaN layer resulted in different carbon profiles. Wafer A had $3 \pm 1 \times 10^{17}$ cm⁻³ carbon, and wafer B had 2×10^{16} cm⁻³ carbon. Oxygen and silicon were below the secondary ion mass spectroscopy background of 5×10^{15} cm⁻³. Wafer A exhibited significant "kink" in the knee region while wafer B showed almost no kink under dc conditions, as shown in Fig. 1. The 2 μ m \times 125 μ m device fabrication on both wafers was identical with a source-drain spacing of 4 μ m and a gate length of 0.25 μ m. The entire experiment was repeated using a second pair of wafers with the same epitaxy and fabrication process resulting in the same measurement results reported here. More details on the epitaxy, drain current transient measurements, and on the kink effect mechanism are given in [24]. The higher background carbon profile of wafer A results in it having a floating p-type buffer leading to the kink and long-time constant recovery while wafer B has a n-type buffer which shows recovery in a few milliseconds.

A series of I-V measurements was performed under dc and pulsed conditions to study the carrier trapping and their effect on current collapse (knee walkout) and the kink effect. A Keithley source measurement system was used for dc measurements and current transients while a dynamic pulsed current–voltage analysis system (AU4850) was used for pulse measurements. The dc-I-V measurements were carried out for $V_{GS} = -3-0$ or +1 V (0.5-V step) and $V_{DS} = 0-+40$ V



Fig. 1. Output characteristics of $2 \ \mu m \times 125 \ \mu m$ device during dc sweep (red) and P-*I*-V ($V_{GSQ} = 0 \ V$ and $V_{DSQ} = 0 \ V$) (blue), 1- μ s pulse and 1-ms quiescent. $V_{GS} = -3-0 \ V$ in 0.5-V steps.

(1-V step). In the case of the P-I-V measurement, a conventional simultaneous pulse (gate and drain lag) setup was adopted with soft switching. The device was held at a quiescent bias point, and the drain current versus the drain voltage curves were measured with short pulses (1 μ s) and 1-ms quiescent bias. No significant difference was observed between 200-ns and 1- μ s pulse lengths. The same V_{GS} sweep direction for all our dc and P-I-V measurements has been maintained. Advanced double-pulse approaches to measure the impact of trapping [25] could have been used but would only have accentuated the differences observed between the wafers.

Four quiescent bias points were used for this investigation as follows.

- 1) $V_{\text{GSQ}} = 0$ V and $V_{\text{DSQ}} = 0$ V designed to minimize trapping.
- 2) $V_{\text{GSQ}} = -6$ V and $V_{\text{DSQ}} = 0$ V designed to highlight trapping under the gate region (gate-lag effect).
- 3) $V_{\text{GSQ}} = -6$ V and $V_{\text{DSQ}} = 40$ V designed to highlight trapping under the gate–drain region (drain-lag effect), with no self-heating.
- 4) $V_{\text{GSQ}} = -1.7$ V and $V_{\text{DSQ}} = 10-28$ V designed to highlight trapping under class-B operation (emulation of saturated RF performance).

A large-signal RF-I-V waveform engineering system architecture based on a VTD SWAP-X402 receiver that was developed at Cardiff University [26], [27] has been used for the RF analysis in this paper. An integrated external modulator with high-speed RF switches (1 GHz) has been used to provide the RF pulsing unit, and a high-side FET switch is used to modulate the drain under dc when needed. The ability to independently switch the RF and dc drain bias between pulse and continuous wave without making any changes to the sampling regime delivers comparability between different measurement conditions; therefore, any measured changes can safely be ascribed to the device under test. A full range of common classes, such as A, B, AB, F, J, and continuous F, can be explored. In this paper, the devices are analyzed under class-B operational mode that delivers high power added efficiency (PAE). A resistive load is applied at the fundamental frequency with a short circuit at higher harmonics. The quiescent bias current is initially set to a low level, which rises as the RF drive is increased. The result is a nominally sinusoidal RF drain voltage, $v_{ds}(t)$, waveform and a half-wave rectified RF drain current, $i_d(t)$, waveform that flows primarily when the voltage is at a minimum resulting in improved efficiency. These RF-I-V waveforms were measured over a range of fundamental load impedances and at five different dc drain bias points (10, 15, 20, 25, and 28 V) for five different devices on each wafer.

It is important to note that no irreversible degradation was observed in any of the measurements or as a result of bias conditions applied during the experiments. Hence, the differences in buffer doping did not lead to the degradation as has been observed previously [28].

III. RESULTS AND DISCUSSION

A. Pulsed I–V

The presence of trapping can be identified from the analysis of the dc and pulsed I-V characteristics, starting from several quiescent bias points. Fig. 1 shows the output characteristics of both wafers under dc and pulsed measurements ($V_{\text{GSO}} = 0$ V and $V_{\text{DSO}} = 0$ V). It can be noticed that there was a fall in the dc-I-V curves at high I_D and V_{DS} for both wafers. This drop in the drain current is not trap related but can be associated with thermal effects. As already noted, wafer A showed significant kink, especially during the dc sweep with wafer B showing only a small kink. The kink behavior was strongest during slow dc sweeps (0.1 V/s) at drain voltages less than 10 V. On the other hand, when $V_{\text{DS}} > 10$ V, the dc sweep both up and down showed the identical results, demonstrating that trapping/detrapping is strongly driven by the field. Gate leakage for both wafers was insignificant and $\sim 4 \ \mu \text{A/mm}$ at $V_{\rm GS} = -6$ V.

For wafer A, the P-*I*–*V* measurements (Fig. 2) showed an increase in ON-resistance from 4 to 6.25 Ω -mm when pulsed from ($V_{GSQ} = 0$ V and $V_{DSQ} = 0$ V) up to $V_{DS} = 40$ V compared to pulsing only up to $V_{DS} = 10$ V. This demonstrates that rapid trapping in acceptor traps was occurring on a timescale less than the 1- μ s pulselength at the highest drain voltage. In contrast, wafer B showed no change in the current with respect



Fig. 2. Output characteristics of 2 μ m × 125 μ m device during P-*I*-*V* sweep ($V_{GSQ} = 0$ V and $V_{DSQ} = 0$ V) up to 10 V (blue), up to 40 V (red), and ($V_{GSQ} = -6$ V and $V_{DSQ} = 40$ V) up to 40 V (green) for both wafers. $V_{GS} = -3-0$ V in 0.5-V steps.

to the drain stress during P-I-V sweep when the maximum pulse voltage changed between 10 and 40 V. This implies that for this wafer, trapping occurred on a timescale longer than 1 μ s at 40 V. When comparing the devices pulsed to 40 V from $(V_{\text{GSQ}} = 0 \text{ V} \text{ and } V_{\text{DSQ}} = 0 \text{ V})$ and $(V_{\text{GSQ}} = -6 \text{ V} \text{ and }$ $V_{\rm DSO} = 0$ V) (gate lag), very little difference has been noticed with overlaid output curves for both wafers suggesting that the drain bias has the most prominent effect on the traps (not shown). In Fig. 2, the presence of knee walkout and current collapse under drain stress conditions in both wafers is clearly seen when biased at ($V_{\text{GSO}} = -6$ V and $V_{\text{DSO}} = 40$ V). However, the severity of this knee walkout and current collapse is much larger in wafer A than that observed for wafer B. Fig. 3 further confirms these observations when both wafers were biased under ($V_{\text{GSO}} = -1.7$ V and $V_{\text{DSO}} = 28$ V) in the emulation of the self-biased class-B operating point in saturation under RF. Wafer A again shows much stronger current collapse.

If the P-I-V data of Fig. 3 were used to extract the model coefficients for use in a nonlinear model modified to account for trapping [12]–[21], two different models would be generated, and the predicted RF performance of the wafers



Fig. 3. Output characteristics of 2 μ m × 125 μ m device during P-*I*-*V* sweep ($V_{GSQ} = 0$ V and $V_{DSQ} = 0$ V) up to 40 V (blue) and ($V_{GSQ} = -1.7$ V and $V_{DSQ} = 28$ V) up to 40 V (red) for both wafers. $V_{GS} = -3-+1$ V in 1-V steps.

would be very different. However, it will now be shown that the measured RF performance of these wafers is very similar and contradicts this expectation.

B. Large-Signal RF

To investigate the severity of the knee walkout and current collapse under RF conditions, the measured RF-I-V waveforms are transformed into RF dynamic load line plots, $i_d(t)$ plotted versus $v_{ds}(t)$. Here, the input gate voltage swings between +1 and -6 V corresponding to full saturation. These RF-I-V waveform measurements were performed at five different dc drain biases over a range of fundamental load impedances for the devices on both wafers, producing the results shown in Fig. 4 referred to as an "RF-I-V fan diagram" [29], [30]. The "RF-I-V fan diagrams" highlight that there is no dramatic difference between the two wafers in contrast to what was seen for P-I-V in Fig. 3. There is also no pinchoff or buffer leakage issue observable at high drain bias with either of the wafers. In Fig. 4, it can be noticed that the "knee" of the RF curves, high-current/low-voltage boundary observed in $i_d(t)$ versus $v_{ds}(t)$ plots, of each load impedance



Fig. 4. RF- μ V fan diagrams of 2 μ m × 125 μ m at $V_{DS} = 10$ V (red), $V_{DS} = 15$ V (blue), $V_{DS} = 20$ V (yellow), $V_{DS} = 25$ V (green), and $V_{DS} = 28$ V (black), device identifying the RF knee walkout with increasing drain bias. Reference dc- μ V at $V_{GS} = +1$ V (black solid line).

TABLE I

Summary of Measured P_{max} and PAE_max. Δ_P and δ_P AE are the Variation Ranges Between the Measured Devices

	P_max (dBm)	∆_P (dBm)	PAE_max (%)	∆_PAE (%)
Wafer (A)	35.56	0.43	68.5	2.28
Wafer (B)	36.23	0.89	75.25	3.78

sweep softens and moves to the right with increasing dc drain bias voltage indicating that there is still a V_{DS} bias-dependent knee walkout. Table I summarizes the maximum output power and maximum PAE measured for both wafers for the same P_{IN} in saturation. The wafers show very comparable behavior, with the higher power shown by wafer B entirely explained by the higher maximum drain current measured under dc and is not attributable to any difference in trapping.

To emulate the trapping state attained during the RF class-B operation but using a P-I-V measurement, the devices were



Fig. 5. Output characteristics of 2 μ m × 125 μ m device during P-*L-V* sweep at $V_{GS} = +1$ V ($V_{GSQ} = -1.7$ V and $V_{DSQ} = 10, 15, 20, 25, and 28$ V).



Fig. 6. Knee voltage as a function of drain bias point measured from dynamic RF load line measurements and P-*I*-*V* measurements ($V_{GSQ} = -1.7$ V and $V_{DSQ} = 10$, 15, 20, 25, and 28 V). Knee voltage is extracted using the load line shown in Figs. 4 and 5.

biased with $V_{\text{GSQ}} = -1.7$ V and $V_{\text{DSQ}} = 10$, 15, 20, 25, and 28 V. These quiescent points corresponded to the dc bias current (I_{DSQ}) that produced maximum output power in the RF measurement. Fig. 5 shows the $V_{\text{GS}} = +1$ V characteristics corresponding to the highest RF input voltage in Fig. 4. In Fig. 5, it is clearly evident that wafer A exhibits much larger knee walkout and current collapse than does wafer B with increasing drain bias, extending the observation shown in Fig. 3 to a wider range of operating conditions.

Fig. 6 shows the plot of the knee voltage against the drain bias voltage. There is no agreed definition of knee voltage, so here the knee voltage for the P-I-V data is extracted along the load line presented in Fig. 5, while the knee voltage for the RF-I-V data is extracted along the same load line as presented in Fig. 4. It is observed that both wafers (under RF conditions) show very similar knee walkout effect with increasing dc drain bias voltage in clear contradiction to the observations made under P-I-V where wafer A showed much more severe knee walkout than did wafer B.

The key difference between these wafers may perhaps best be identified in Fig. 2. Wafer A showed rapid trapping on a timescale shorter than the typically used from 100-ns to $1-\mu$ s pulselength and that led to a strongly distorted P-*I*-*V* characteristic. This was then unrepresentative of the 1-GHz RF-*I*-*V* waveform which presumably had a characteristic timescale much shorter than the trapping time although this has not been confirmed experimentally. By contrast P-*I*-*V* measurements on wafer B accurately represented the RF-*I*-*V* waveforms because both measurements involved dynamic changes that are faster than the trapping time.

IV. CONCLUSION

Two HFET wafers with different growth characteristics resulted in quite distinct dc and pulsed I-V behavior. Only one showed a kink effect and also showed much stronger knee walkout in pulsed I-V. The conventional interpretation of this behavior would suggest a dramatic difference in the RF performance. However, large-signal RF measurements showed no significant difference in output power or efficiency between the wafers. Hence, while pulsed I-V measurements can be a very useful tool for identifying charge trapping, it can fall short in predicting the impact of traps under RF conditions.

The great caution must be taken when utilizing pulsed I-V measurements to extract the RF device model coefficients aimed at including trapping effects in GaN-based HFETs. While it may well be possible to formulate a pulsed I-V measurement regime which correctly predicts the RF performance, this is likely to vary with process changes. Thus, appropriate large-signal RF-I-V waveform measurements are an essential additional requirement, if one is to develop robust nonlinear RF device models that include traps.

ACKNOWLEDGMENT

IQE would like to thank the European Space Agency for its support of the IQE contribution to this study and BeMiTec for processing of the wafers.

REFERENCES

- A. Sasikumar *et al.*, "Direct correlation between specific trap formation and electric stress-induced degradation in MBE-grown AlGaN/GaN HEMTs," in *Proc. IEEE IRPS*, Apr. 2012, pp. 2C.3.1–2C.3.6, doi: 10.1109/IRPS.2012.6241780.
- [2] R. Vetury, N. Q. Zhang, S. Keller, and U. K. Mishra, "The impact of surface states on the DC and RF characteristics of AlGaN/GaN HFETs," *IEEE Trans. Electron Devices*, vol. 48, no. 3, pp. 560–566, Mar. 2001, doi: 10.1109/16.906451.
- [3] S. C. Binari, P. B. Klein, and T. E. Kazior, "Trapping effects in GaN and SiC microwave FETs," *Proc. IEEE*, vol. 90, no. 6, pp. 1048–1058, Jun. 2002, doi: 10.1109/JPROC.2002.1021569.
- [4] V. I. Cojocaru and T. J. Brazil, "A scalable general-purpose model for microwave FETs including DC/AC dispersion effects," *IEEE Trans. Microw. Theory Techn.*, vol. 45, no. 12, pp. 2248–2255, Dec. 1997, doi: 10.1109/22.643826.
- [5] I. Angelov, H. Zirath, and N. Rosman, "A new empirical nonlinear model for HEMT and MESFET devices," *IEEE Trans. Microw. Theory Techn.*, vol. 40, no. 12, pp. 2258–2266, Dec. 1992, doi: 10.1109/22.179888.
- [6] P. Hacke, T. Detchprohm, K. Hiramatsu, N. Sawaki, K. Tadatomo, and K. Miyake, "Analysis of deep levels in n-type GaN by transient capacitance methods," *J. Appl. Phys.*, vol. 76, no. 1, pp. 304–309, 1994, doi: 10.1063/1.357144.

- [7] J. Joh and J. A. del Alamo, "A current-transient methodology for trap analysis for GaN high electron mobility transistors," *IEEE Trans. Electron Devices*, vol. 58, no. 1, pp. 132–140, Jan. 2011, doi: 10.1109/ TED.2010.2087339.
- [8] J. G. Tartarin, S. Karboyan, F. Olivié, G. Astre, L. Bary, and B. Lambert, "I-DLTS, electrical lag and low frequency noise measurements of trapping effects in AlGaN/GaN HEMT for reliability studies," in *Proc. Eur. Microw. Integr. Circuits Conf. (EuMIC)*, Oct. 2011, pp. 438–441.
- [9] J. M. Tirado, J. L. Sanchez-Rojas, and J. I. Izpura, "Trapping effects in the transient response of AlGaN/GaN HEMT devices," *IEEE Trans. Electron Devices*, vol. 54, no. 3, pp. 410–417, Mar. 2007, doi: 10.1109/TED.2006.890592.
- [10] J. Joh and J. A. del Alamo, "Impact of electrical degradation on trapping characteristics of GaN high electron mobility transistors," in *IEDM Tech. Dig.*, Dec. 2008, pp. 1–4, doi: 10.1109/IEDM.2008.4796725.
- [11] G. Meneghesso *et al.*, "Reliability of GaN high-electron-mobility transistors: State of the art and perspectives," *IEEE Trans. Device Mater. Rel.*, vol. 8, no. 2, pp. 332–343, Jun. 2008, doi: 10.1109/TDMR.2008.923743.
- [12] H. Yin, G. L. Bilbro, and R. J. Trew, "A new physics-based compact model for AlGaN/GaN HFETs," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2007, pp. 787–790, doi: 10.1109/MWSYM.2007.380058.
- [13] J. B. King and T. J. Brazil, "Equivalent circuit GaN HEMT model accounting for gate-lag and drain-lag transient effects," in *Proc. IEEE Topical Conf. Power Amplifier Wireless Radio Appl. (PAWR)*, Jan. 2012, pp. 93–96, doi: 10.1109/PAWR.2012.6174940.
- [14] D. Hou, G. L. Bilbro, and R. J. Trew, "A compact physical AlGaN/GaN HFET model," *IEEE Trans. Electron Devices*, vol. 60, no. 2, pp. 639–645, Feb. 2013, doi: 10.1109/TED.2012.2227323.
- [15] G. L. Bilbro and R. J. Trew, "A five-parameter model of the AlGaN/GaN HFET," *IEEE Trans. Electron Devices*, vol. 62, no. 4, pp. 1157–1162, Apr. 2015, doi: 10.1109/TED.2015.2394376.
- [16] L. C. Nunes, J. M. Gomes, P. M. Cabral, and J. C. Pedro, "A new nonlinear model extraction methodology for GaN HEMTs subject to trapping effects," in *IEEE MTT-S Int. Microw. Symp. Dig.*, May 2015, pp. 1–4, doi: 10.1109/MWSYM.2015.7166977.
- [17] Q. Wu, Y. Xu, Z. Wang, L. Xia, B. Yan, and R. Xu, "Implementation of self-heating and trapping effects in surface potential model of AlGaN/GaN HEMTs," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2017, pp. 236–239, doi: 10.1109/MWSYM.2017.8059084.
- [18] P. Luo, O. Bengtsson, and M. Rudolph, "A drain lag model for GaN HEMT based on Chalmers model and pulsed S-parameter measurements," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2017, pp. 240–243, doi: 10.1109/MWSYM.2017.8059085.
- [19] A. Huang, Z. Zhong, Y. Guo, and W. Wu, "A temperature dependent empirical model for AlGaN/GaN HEMTs including charge trapping and self-heating effects," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2017, pp. 248–251, doi: 10.1109/MWSYM.2017.8059087.
- [20] J. Tarazi, B. K. Schwitter, A. E. Parker, and S. J. Mahon, "AlGaN/GaN HEMT nonlinear model fitting including a trap model," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Phoenix, AZ, USA, May 2015, pp. 1–4, doi: 10.1109/MWSYM.2015.7167138.
- [21] J. Tarazi, J. G. Rathmell, A. E. Parker, and S. J. Mahon, "Extraction of a trapping model over an extended bias range for GaN and GaAs HEMTs," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2017, pp. 244–247, doi: 10.1109/MWSYM.2017.8059086.
- [22] G. Meneghesso, F. Zanon, M. J. Uren, and E. Zanoni, "Anomalous kink effect in GaN high electron mobility transistors," *IEEE Electron Device Lett.*, vol. 30, no. 2, pp. 100–102, Feb. 2009, doi: 10.1109/LED.2008.2010067.
- [23] M. Wang and K. Chen, "Kink effect in AlGaN/GaN HEMTs induced by drain and gate pumping," *IEEE Electron Device Lett.*, vol. 32, no. 4, pp. 482–484, Apr. 2011, doi: 10.1109/LED.2011.2105460.
- [24] M. Singh, M. J. Uren, T. Martin, S. Karboyan, H. Chandrasekar, and M. Kuball, "'Kink' in AlGaN/GaN-HEMTs: Floating buffer model," *IEEE Trans. Electron Devices*, vol. 65, no. 9, pp. 3746–3753, Sep. 2018, doi: 10.1109/TED.2018.2860902.
- [25] A. Santarelli *et al.*, "A double-pulse technique for the dynamic I/V characterization of GaN FETs," *IEEE Microw. Wireless Compon. Lett.*, vol. 24, no. 2, pp. 132–134, Feb. 2014., doi: 10.1109/LMWC.2013. 2290216.
- [26] M. A. Casbon, P. J. Tasker, and J. Benedikt, "Waveform engineering beyond the safe operating region: Fully active harmonic load pull measurements under pulsed conditions," in *IEEE CSIC Symp. Dig.*, Hawaii, HI, USA, Oct. 2011, pp. 37–40, doi: 10.1109/CSICS.2011.6062435.

- [27] M. A. Casbon, P. J. Tasker, W.-C. Wang, C.-K. Lin, W.-K. Wang, and W. Wohlmuth, "Advanced RF IV waveform engineering tool for use in device technology optimization: RF pulsed fully active harmonic load pull with synchronized 3eV laser," in *IEEE CSIC Symp. Dig.*, Monterey, CA, USA, Oct. 2013, pp. 1–4, doi: 10.1109/CSICS.2013.6659212.
- [28] D. Bisi et al., "Degradation of AlGaN/GaN high-electron mobility transistors during RF operation: Correlation with GaN buffer design," *IEEE Electron Device Lett.*, vol. 36, no. 10, pp. 1011–1014, Oct. 2015, doi: 10.1109/LED.2015.2474116.
- [29] P. J. Tasker, "Practical waveform engineering," *IEEE Microw. Mag.*, vol. 10, no. 7, pp. 65–76, Dec. 2009, doi: 10.1109/MMM.2009.934518.
- [30] C. Roff et al., "Analysis of DC-RF dispersion in AlGaN/GaN HFETs using RF waveform engineering," *IEEE Trans. Electron Devices*, vol. 56, no. 1, pp. 13–19, Jan. 2009, doi: 10.1109/EMICC.2006.282745.



Hassan Hirshy (M'15) received the Ph.D. degree from Cardiff University, Cardiff, U.K.

He was a Research Associate and the Project Manager with the Manufacturing Engineering Centre, Cardiff University, where he was involved in micro- and nanofabrication. He is currently a Research Fellow with the Centre for High Frequency Engineering. He is involved in device technology development and circuit design of III–V radio frequency devices.



Manikant Singh (M'18) is currently pursuing the Ph.D. degree in physics with the Centre for Device Thermography and Reliability, University of Bristol, Bristol, U.K.

His current research interests include the characterization and reliability of gallium nitride devices.



Michael A. Casbon (M'13) was a Waveguide Engineer in Cambridge, U.K., initially designing TV broadcast channel diplexers and vision/sound combiners, and subsequently designed the first 1-KW band 4/5 broadband module for what became the Harris–Sceptre solid-state TV transmitter range. He became the Chief Engineer with Wessex Electronics, Bristol, U.K. He is currently a Researcher with Cardiff University, Cardiff, U.K., where he is involved in active harmonic load–pull techniques to characterize the semiconductor devices.



Richard M. Perks received the B.Sc. and Ph.D. degrees from Swansea University, Swansea, U.K., in 1993 and 1997, respectively.

He was a Senior Scientist with BAE Systems till 1999 when he moved to Cardiff University. He is currently a Senior Lecturer with the School of Engineering, Cardiff University, Cardiff, U.K. He has published research in diverse fields ranging from oncology-to-semiconductor growth.



Michael J. Uren (M'06) received the M.A. and Ph.D. degrees in physics from the University of Cambridge, Cambridge, U.K. He was with RSRE, DERA, and QinetiQ, where he was involved in Si, SiC, and gallium nitride devices. He is currently a Research Professor with the University of Bristol, Bristol, U.K. He is also a fellow of the Institute of Physics.



Martin Kuball (SM'09) received the Ph.D. degree from the Max Planck Institute for Solid State Research, Stuttgart, Germany.

He was the Feodor-Lynen Post-Doctoral Fellow with Brown University, Providence, RI, USA. He is currently a Professor of physics and the Director of the Center for Device Thermography and Reliability, University of Bristol, Bristol, U.K. He is also a fellow of IoP.

Dr. Kuball is a fellow of the IET, and SPIE.



Trevor Martin received the Ph.D. degree from the University of Glasgow, Glasgow, U.K., with a focus on molecular beam epitaxy growth on InP. He was with QinetiQ and its predecessor RSRE, where he was responsible for the compound semiconductor epitaxy activities including the development of gallium nitride (GaN). He is currently the Director of global GaN strategy with IQE, Cardiff, U.K.



Paul J. Tasker (F'15) received the B.Sc. and Ph.D. degrees from Leeds University, Leeds, U.K., in 1979 and 1983, respectively.

From 1984 to 1990, he was a Research Associate with L. Eastman at Cornell University, Ithaca, NY, USA. From 1990 to 1995, he was a Senior Manager with the Fraunhofer Institute for Applied Solid State Physics, Freiburg im Breisgau, Germany. In 1995, he joined Cardiff University, Cardiff, U.K., as a Professor.