ORCA – Online Research @ Cardiff



This is an Open Access document downloaded from ORCA, Cardiff University's institutional repository:https://orca.cardiff.ac.uk/id/eprint/93967/

This is the author's version of a work that was submitted to / accepted for publication.

Citation for final published version:

Vert, Alexey, Orzali, Tommaso, Satyavolu, PapaRao, Whitener, Glenn and Petro, Benjamin 2016. Integration of InP and InGaAs on 300 mm Si wafers using chemical mechanical planarization. ECS Journal of Solid State Science and Technology 5 (9), P478-P482. 10.1149/2.0101609jss

Publishers page: http://dx.doi.org/10.1149/2.0101609jss

Please note:

Changes made as a result of publishing processes such as copy-editing, formatting and page numbers may not be reflected in this version. For the definitive version of this publication, please refer to the published source. You are advised to consult the publisher's version if you wish to cite this paper.

This version is being made available in accordance with publisher policies. See http://orca.cf.ac.uk/policies.html for usage policies. Copyright and moral rights for publications made available in ORCA are retained by the copyright holders.



1 Integration of InP and InGaAs on 300mm Si wafers using chemical mechanical

2 planarization

- 3
- 4 Alexey Vert^{a,z}, Tommaso Orzali^b, PapaRao Satyavolu^a, Glenn Whitener^c and Benjamin Petro^c
- 5 ^aSEMATECH, Albany, NY, USA
- ⁶ ^bInstitute for Compound Semiconductors, Cardiff University, Queen's Buildings, The Parade
- 7 Cardiff, CF24 3AA, Wales UK
- 8 ^cCabot Microelectronics, Aurora, IL, USA
- 9 ^zalexey.vert@sematech.org
- 10

11 Abstract

Integration of III-V high mobility channel materials in complementary metal oxide 12 semiconductors (CMOS) and III-V photonic materials for integrated light sources on Si 13 substrates requires low defect density III-V buffer layers in order to enable epitaxial growth 14 of high crystal quality active layers. For the fabrication of In_{0.53}Ga_{0.47}As n-channel MOSFET 15 on Si, a lattice matched InP buffer layer is one of the most effective approaches when used in 16 combination with the aspect ratio trapping technique, an integration method known for 17 reducing the density of defects formed during relaxation of strain induced by the lattice 18 19 mismatch between InP and Si. The InP buffer should be planarized in order to improve 20 thickness uniformity and roughness before subsequent deposition of active layers. In this 21 work we discuss the development of InP planarization on 300mm Si wafers and investigate slurry composition effects on the final oxide loss and condition of the InP surface. To further 22 explore viability of this approach we deposited an epitaxial In_{0.53}Ga_{0.47}As n-MOS channel 23 layer on top of the planarized InP buffer. 24

25

26 Introduction

27 III-V high mobility channel materials are attractive potential candidates for continuing voltage scaling in advanced complementary metal oxide semiconductor (CMOS) devices. 28 29 Amongst them, In_{53%}Ga_{47%}As has been extensively studied due to its high electron mobility and injection velocity compared to Si.^{1,2} Historically, the 53% In content has been selected to 30 match the lattice constant of InP substrates, hence minimizing crystallographic defect density 31 32 in the InGaAs channel. However, in order to grow In₅₃Ga₄₇As on Si, a large 8% lattice 33 mismatch between film and substrate has to be taken into account. The development of an 34 integration approach that enables the deposition of low defect density III-V channel layers on 35 Si is one of the biggest challenges to overcome. The blanket deposition of III-V layers directly on silicon typically results in a high density of defects. The annihilation of defects 36 37 through the use of thick strain relaxed buffer layers has limited usefulness due to thickness constrains imposed by thermal expansion coefficient mismatch, material cost and process
 throughput considerations. To overcome the large lattice mismatch a novel methodology for
 forming a "virtual" substrate by exploiting SiGe buffer approach has been proposed to

41 achieve high quality III-V on Si blanket films.³

Other strategies have been reported in the literature, such as the use of a low temperature 42 nucleation layer to grow a GaAs/InP buffer heterostructure directly on Si,⁴ or the use of the 43 aspect ratio trapping approach (ART).⁵ The aspect ratio trapping (ART) technique utilizes 44 patterned oxide templates on Si substrates to grow III-V materials inside isolated trenches, 45 46 allowing confining defects at their bottom, and reduces the limitation on the overall buffer layer thickness. For the fabrication of $In_{0.53}Ga_{0.47}As$ n-channel MOSFET on Si, a lattice 47 matched InP buffer layer is one of the most effective approaches when used in combination 48 49 with the aspect ratio trapping technique.

The deposition of InP in the patterned oxide template normally creates a non-uniform 50 51 thickness distribution as the growth rate is affected by the presence of defects in the growing film. Moreover, {111} facet formation has been frequently reported.⁶ As a consequence, 52 sub-nanometer roughness and thickness control cannot be achieved. The InP buffer should 53 54 thus be planarized in order to improve thickness uniformity and roughness before subsequent deposition of the active layers. One of the possible solutions is to implement an intermediate 55 III-V buffer planarization step.^{7,8,9} Buffer planarization can be followed by the in-situ 56 pre-clean, including optional InP recess integrated with barrier and channel layer regrowth to 57 yield high-mobility channels in the shape of a fin suitable for transistor fabrication. 58

59 Experimental

60 When growing InP directly on Si to support the growth of an $In_{53\%}Ga_{47\%}As$ channel, strong 3D nucleation due to strain relaxation is observed. Whenever InP 3D islands coalesce, 61 stacking faults and twin boundaries form at the merging fronts contributing to an increase in 62 the roughness of the heteroepitaxial layer. In order to control the roughness and the crystal 63 quality of the deposited film, two main strategies are usually adopted: a very low temperature 64 (< 425°C) deposition of a nucleation layer to inhibit In diffusion and promote the formation 65 of a high density of small islands, and the use of {111} Si surfaces to prevent the formation of 66 anti-phase boundaries (APB)¹⁰ and minimize threading dislocations due to an unusual 67 relaxation mechanism based on the formation of twins and stacking faults parallel to the 68 InP/Si (111) interface.¹¹ In this development we adopted both strategies within the ART 69 approach to deposit InP directly on 300mm exact Si (001) substrates and achieve complete 70 trench filling. This enabled the development of an InP CMP process that allowed the 71 72 subsequent growth of an In_{53%}Ga_{47%}As channel.

An AIXTRON CRIUS-R MOCVD system was used to grow InP films on patterned 300mm on-axis Si (001) wafers. SEMI-standard 300mm wafers with (001) silicon surfaces were used to fabricate experimental test structures for III-V epitaxial deposition. These structures were created on Si substrates by forming a 180 nm thick thermal SiO₂ layer followed by lithography and dry etching of trenches in the oxide in the [110] direction. 65 nm wide trenches were opened in the oxide and spaced at 130 nm pitch. The oxide etch step created a 15 nm deep over-etch into the Si, with approximately 6 nm thick residual oxide left
at the bottom of Si (001) trench while lateral {110} Si surfaces had significantly less residual
oxide on them, as discussed previously.⁶ The dimension of the trenches along the [110]
direction was 25.4 mm.

Prior to deposition of InP, the oxide at the bottom of the trenches was removed by using a 83 vapor HF/NH₃ process,^{12,13} targeted to etch 2 to 3 nm of silicon dioxide, leaving the (001) 84 surface at the trench bottom covered with a few nm of SiO₂, to prevent InP nucleation on that 85 (001) surface, as explained in detail in ⁶. However, the sidewalls of the bottom of the trench 86 recessed into Si became oxide free during this process and exposed {111} facets during the 87 88 bake step prior to the nucleation of InP. The formation of {111} facets can be explained as 89 follows: the bake is conducted at high temperature (> 800 °C) for few minutes in pure H_2 90 ambient to remove the hydrogen passivation layer and any residual native oxide. During this bake step a thermal etch of the trench bottom {110} planes occurs at a significantly faster rate 91 compared to {111} planes, resulting in exposing {111} Si facets that slightly undercut the 92 SiO₂ sidewalls as shown in Figure 1. This faster etch rate could be explained by the lower 93 surface energy associated with the formation of {111} planes. The rest of the trench bottom 94 still has the (001) surface covered with a thin layer of oxide which prevents InP nucleation. 95

96 For the growth of InP films, trimethylindium (TMIn) was used as the group-III precursor, 97 and tertiarybutylphosphine (TBP) and phosphine (PH₃) were used as the group V precursors. 98 The growth was carried out at low pressure and the temperature was measured with a 99 multi-channel pyrometer, allowing real-time surface temperature profile monitoring. After the 100 high temperature bake step completed, the surface of the wafer was saturated with arsenic in order to provide charge neutrality along the interface and promote the growth of single 101 domain InP film.¹⁴ The saturation with arsenic was achieved by introducing 102 tertiarybutylarsenic (TBA) in the reactor at a temperature below 500°C, immediately 103 104 preceding the InP nucleation step. A highly inert arsenic passivation layer forms on the silicon 105 {111} surface as the result of arsenic atoms adsorption and is limited to single monolayer coverage.¹⁴ 106

107 A two-step growth approach was also implemented, in which the first step aims at 108 depositing an InP seed layer at low temperature (below 425 °C) using TBP with a V/III ratio 109 of 25, and the second step is needed to bulk fill the oxide trenches with InP at 600 °C and 110 with a V/III ratio of 100 by utilizing PH₃ precursor.

111 Planarization of deposited InP buffer layer was performed on a 300mm AMAT Reflexion CMP tool. The slurry formulation was optimized for pH level and abrasive solids' 112 113 concentration to evaluate process window, removal rate and selectivity to silicon oxide. In the 114 first two iterations removal rates were evaluated using blanket InP wafers for an approximate process window, and then the effect of pH was studied on the patterned ART InP wafers 115 116 before the final fine tuning experiment was conducted. It was found in the initial iteration that 117 the removal rate was highly dependent on the pH of the slurry formulation and a fairly 118 narrow range of pH value in the range between 2.3 and 3.0 was identified where the removal 119 rate could be finely controlled. At pH levels above 3.0 the removal rate was reduced to almost zero and below 2.3 the removal rate increased rapidly but a large amount of phosphine gas 120

121 was detected prohibiting operating in this regime due to safety considerations.

122 **Results**

123 InP Buffer Growth

Figure 2a shows a top down view of the InP fins grown on Si. The overall filling of the 124 125 trenches is good but several pits and thickness non-uniformities are visible in most trenches. 126 The formation of pits on GaAs on Si fins has been previously associated with a high density of nanotwins propagating and kinking along the trench direction.⁶ Twinned planes have been 127 frequently observed on InP fins in cross sectional TEM micrographs along [110], as shown in 128 Figure 2b. Twin plane formation can be either the consequence of InP islands merging during 129 the nucleation step or can be caused by thickness non-uniformities of the thin oxide layer at 130 the trench bottom.⁶ The dark band at the trench bottom in Figure 2b is caused by the 131 132 superposition of InP and Si crystal lattices in the trench recess, which generates two 133 dimensional translational Moiré fringes; dark meandering lines in the lower half of the fin are 134 threading dislocations annihilating on the oxide walls.

The cross sectional SEM image of the InP layer in Figure 3a reveals that III-V fins, when 135 they grow outside the trenches, have a 54.7° tilt towards $[1\overline{1}0]$ or $[\overline{1}10]$. When two adjacent 136 fins have opposite tilt angles coalescence occurs as observed in several trenches in Figure 2a. 137 The cross sectional TEM image of InP fins in Figure 3b shows several twinned lamellas 138 139 nucleating at the SiO_2 sidewalls and propagating in the InP layer; some end up being trapped 140 at the opposite sidewall while others propagate outside the trenches. At these process 141 conditions InP grows exposing $\{111\}$ facets. Twin boundaries form on $\{111\}$ planes which have a 54.7° angle with (001). When a twin boundary forms, the growth rate perpendicular to 142 143 the boundary plane drops, causing the fin to tilt in the opposite direction where the growth rate is higher. It is not clear yet why the formation of twinned lamellas in the upper part of the 144 oxide sidewalls seems to be specific to InP and has not been observed on GaAs on Si fins.⁶ 145

146 In order to prevent InP tilting outside the trenches, we reduced the InP growth time and targeted a filling of only 2/3 of the trenches. We then switched precursors and continued to 147 grow InGaAs on top of the InP buffer, to evaluate the crystal quality and the morphology of 148 the channel material without the planarization step. InGaAs was grown at 600°C using 149 trimethylindium (TMIn) and trimethylgallium (TMGa) as the group-III precursor, and arsine 150 (AsH₃) as the group V precursor. Despite the good trench filling achieved, as shown in Figure 151 4a, most of the InGaAs fins still show the 54.7° tilt towards $[1\overline{1}0]$ or $[\overline{1}10]$ when growing 152 outside the trenches (Figure 4b), suggesting the formation of nanotwins at the oxide 153 sidewalls. 154

The cross sectional STEM image reported in Figure 4b shows the interface between InP and InGaAs. InP grows inside the trenches exposing mainly {111} facets; the driving force for facet formation is believed to be the minimization of the oxide sidewall/III-V fin interfacial energy, which is achieved with the intrinsic reduction in contact area that occurs when {111} facets form.¹⁵ The In content of the InGaAs layer was designed to be 53%. The Ga EDS map of the III-V fin structure reported in Figure 4c shows that InGaAs stoichiometry is not uniform and phase separation occurs. Considering that InGaAs grows exposing {111}

facets, an Indium content increase (or Gallium content decrease) is observed in 162 163 correspondence of {111} InGaAs facets: Indium likely diffuses away from low angle planes 164 like $\{113\}$ $\{115\}$ or (001) and accumulates on $\{111\}$ facets. In order to confirm that the 165 presence of {111} facets on the InP buffer promotes phase separation on the InGaAs layer we introduced a CMP step after the InP growth to planarize its surface and improve the control of 166 the InGaAs channel stoichiometry. Moreover, the planarization step would allow a better 167 control of the active layer thickness, which remains a significant challenge within the direct 168 growth of InGaAs on the partial InP buffer layer when merged into one epitaxial step. In 169 order to reduce void density to a level where it is sound for manufacturing, a significant InP 170 overgrown thickness of more than 100 nm was required before the intermediate InP 171 planarization step to address closing all the gaps in the fill. The overburden created as a result 172 173 of this approach was removed by the CMP step leaving the trenches completely filled with InP. 174

175 InP Chemical Mechanical Planarization

176 The fine tuning of the InP CMP process was completed for the slurry formulation with pH levels in the range between 2.3 and 3.0. The concentration of solids was tuned in the 177 178 range between 0.1% and 0.5%. Particle sizes were in the range of 35 - 120 nm. Most of the slurries which were tested incorporated particles within a range of 40-70 nm in size. A 5-point 179 design of experiments was completed using these parameters at 60 second polishing times 180 181 and a center point polished at 60 and 90 seconds (Figure 5). Hydrogen peroxide concentration was kept constant for all points at 0.5%. PH level was adjusted with either HNO₃ or KOH 182 after all chemicals and particle suspensions were combined. In those cases where addition of 183 the particle suspension to the mixed chemicals would cause for a pH change into a range 184 185 where colloidal instability might manifest, an intermediate pH adjustment was performed, 186 prior to the addition of the particle suspension.

InP polishing was performed on full 300mm wafers with the goal of removing all of the InP overburden and stopping on the silicon oxide template with the maximum oxide thickness loss limited to less than 10 nm. A single wafer was used for each point in the design of experiments and wafers were cross-sectioned in order to collect tilt and cross-SEM images from the center of each wafer. The results of the physical analysis are shown in Figures 6 and 7.

193 The optimal performance was achieved at 60 second polish with 0.5% solids and a pH of 194 2.3 which produced 2.3 nm root mean square roughness as measured by AFM. A similar 195 result was observed with a 90 second polish time at 0.3% solids and a pH of 2.65 and an AFM root mean square roughness of 2.4 nm. The estimated oxide loss was 9 nm for 60 196 197 second polish time and close to 10 nm for 90 second polish time wafer. The optimal process window was defined for slurry with pH in the range between 2.3 and 2.65, solids composition 198 199 in the range between 0.3% and 0.5% and polishing time between 60 and 90 seconds. Additional components in the slurry for topography and corrosion control as well as 200 201 overpolish extension are not disclosed.

202 An additional wafer was produced for continuing InGaAs regrowth experiment using the

203 parameters established as yielding optimal results in the fine tuning InP CMP experiment.

204 InGaAs channel regrowth demonstration

205 After the CMP step, the wafer was reintroduced into the MOCVD reactor and baked at 550 °C to remove the native oxide that formed on top of the InP buffer; a thin 20 nm 206 207 In_{53%}Ga_{47%}As channel was then regrown on top of it, using the same process conditions that produced phase separation on the previous sample. Figure 8a shows a top down SEM image 208 of the InGaAs channel; pits that formed during the deposition of the InP buffer are still 209 210 present. The inset in Figure 8a, as well as the cross sectional TEM micrographs of Figure 8b 211 and Figure 8c show that the InGaAs channel retraces the curved morphology of the 212 underlying InP buffer: small {111} facets are present together with a large (001) surface. The 213 distance between InGaAs and InP (001) planes is 20 nm. The high resolution TEM 214 micrograph in Figure 9 shows a sharp interface between the two layers. No phase separation 215 is observed in these layers, confirming that the issue is likely related to the presence of {111} 216 facets in the underlying InP buffer, a phenomenon that is currently under investigation. 217 However, the asymmetric InGaAs fin shape shown in the inset of Figure 8a suggests that twin 218 defects nucleating on the upper part of the oxide sidewalls propagate into the InGaAs channel 219 as well.

220 Summary

221 In this work we have demonstrated the integration of an InP buffer on 300mm wafer size 222 silicon substrates utilizing chemical mechanical planarization and aspect ratio trapping 223 technique. The planarization process was investigated to determine the removal rate, 224 overpolish and residual roughness as a function of the slurry pH and solids' concentration. An 225 optimized process, showing good stopping capability on the oxide template and low dishing 226 of the oxide layer after the complete removal of InP buffer overburden, was established. The 227 developed process is considered to be essential for integrating InP buffer materials on the silicon substrate as it was shown that the typical roughness of the as-grown InP layer, if used 228 229 alone without the planarization step, is too high in order to fabricate uniform high mobility 230 n-MOS channel or optoelectronic device layers. In order to explore the feasibility of the InP 231 planarization approach for multi-layer III-V film stack structures, we demonstrated the deposition of a uniform InGaAs channel layer on top of the patterned InP buffer. 232

233 Acknowledgments

The authors would like to acknowledge SUNY Poly CNSE and SEMATECH physical analysis teams for assistance with samples preparation and imaging of top down and cross-sectional views of investigated test structures.

237

238

239 References

240 1. J. A. Del Alamo, Nature, 479, 7373, 317 (2011). DOI:10.1038/nature10677

241	2.	M. Heyns et al., Int. El. Dev. Meeting, 13.1.1 (2011).
242		doi:10.1109/IEDM.2011.6131543
243	3.	J. Carlin, C. Andre, O. Kwon, M. Gonzalez, M. Lueck, E. Fitzgerald, D. Wilt and S.
244		Ringel, ECS Trans., 3, 7, 729 (2006). doi: 10.1149/1.2355868
245	4.	T. Orzali, A. Vert, T. Kim, P. Hung, J. Herman, S. Vivekanand, G. Huang, M.
246		Kelman, Z. Karim, R. Hill, and S. PapaRao, J. Cryst. Growth, 427 , 72 (2015).
247	F	$\begin{array}{c} \text{doi:10.1016/j.jcrysgr0.2015.07.013} \\ \text{L.7. List Deit L.S. Derle D. Address K. Ferr, M. Correll, A. Leekt-feld and 7. \\ \end{array}$
248	э.	J. Z. LI, J. Bai, JS. Park, B. Adekore, K. Fox, M. Carron, A. Lochtereid, and Z. Shellenberger Appl. Phys. Lett. 01 021114 (2007)
249		Shehehoarger, Appl. Phys. Lett., 91, 021114 (2007).
250	6	T Orząli A Vert B O'Brien I I Herman S Vivekanand B I W Hill 7 Karim
251	0.	and S. PanaRao, I. Appl. Phys. 118, 105307 (2015)
252	7	L B Matovu P Ong L G Teugels I H Leunissen and S V Babu Microel Eng
253	1.	116 17 (2014)
255	8	S Peddeti P Ong L Leunissen and S V Babu FCS Journal of SSST 1 no 4
255	0.	184 (2012)
250	9	L Teugels P Ong G Boccardi N Waldron S Ansar J Siebert and L Leunissen
258		Int. Conf. on Planarization/CMP Tech., 15 (2014).
259	10	J.R Patel, P.E. Freeland, M.S. Hybertsen, and D.C. Jacobson, Phys. Rev. Lett., 59, 19
260		(1987).
261	11	A Krost F Heinrichsdorff D Bimberg and H Cerva Appl Phys Lett 64 769
262		(1994). http://dx.doi.org/10.1063/1.111007
263	12	. D.B. Fenner, D.K. Biegelsen, and R.D. Bringans, J. Appl. Phys., 66, 1, 419 (1989).
264	13	. M. Tomoyasu, M.L. Funk, K.A. Pinto, M. Odagiri, L. Chen, A. Yamashita and H.
265		Takahashi, U.S. Patent No. 7,877,161. Washington, DC: USPTO (2011).
266	14	S. M. Ting and F. A. Fitzgerald, J. Appl. Phys. 87, 5 (2000)
200	17.	. 5. W. Thig and E. A. Thzgeraid, J. Appl. Thys., 67, 5 (2000).
267	15	. S. Jiang, C. Merckling, W. Guo, N. Waldron, M. Caymax, W. Vandervorst, M.
268		Seefeldt, and M. Heyns, J. Appl. Phys., 115, 023517 (2014). DOI: 10.1063/1.4861416
269		
270		
270		
271		
272		
273		
274		
275		
413		



Figure 1. TEM image of a cross section of the SiO_2 trench with {111} Si facets exposed at the bottom edges.



- Figure 2. (a) Top-down view SEM image of InP fins on Si (001); (b) TEM image of a cross section along [110], the direction parallel to the trenches.



Figure 3. (a) SEM image of a cross section along $[1\overline{1}0]$ of InP fins selectively grown in 180 nm deep SiO₂ trenches with a nominal width of 65 nm. (b) TEM image of a cross section along $[1\overline{1}0]$, showing the twinned lamellas, indicated by arrows.

289

290



291 Figure 4. (a) Top-down view SEM image of InGaAs/InP fins on Si (001); (b) bright field

- 292 HAADF-STEM image of a cross section along $[1\overline{1}0]$, showing the tilted InGaAs fins; (c)
- 293 (EDS)-TEM map of the Gallium K α peak.

294

295



Figure 5. Illustration of the InP CMP design of experiments.



Figure 6. Cross-section SEM images of test structure post InP CMP. CMP parameters and measured AFM roughness are indicated for each cross-section.



Figure 7. Tilt cross-section SEM images of test structure post InP CMP.



Figure 8. (a) Top-down view SEM image of InGaAs/InP fins on Si (001); Inset: SEM image
of a cross section along [110] of InGaAs/InP fins and (b) TEM bright field image of
InGaAs/InP fins; (c) TEM dark field image of the InGaAs/InP fin top.



Figure 9. HAADF-STEM of the InGaAs/InP interface.