Self-aligned T-gate InP HEMT realisation through double delta doping and a non-annealed ohmic process

Moran, D.A.J., Boyd, E., Elgaid, Khaled ORCID: https://orcid.org/0000-0003-3265-1097, McEwan, F., McLelland, H., Stanley, C.R. and Thayne, I.G. 2004. Self-aligned T-gate InP HEMT realisation through double delta doping and a non-annealed ohmic process. Microelectronic Engineering 73-74 , pp. 814-817. 10.1016/S0167-9317(04)00226-6

Full text not available from this repository.

Abstract

A self-aligned T-gate technology for lattice-matched InP HEMTs is presented which addresses the issue of the maximization of sub 100 nm gate length device performance through the reduction of source and drain parasitic resistances. The material structure used is designed to allow the use of a non-annealed ohmic contact process, resulting from the optimization of vertical conductance through the layer stack by the introduction of an additional layer of delta doping. Use of the non-annealed process in turn allows a self-aligned process flow to be adopted reducing parasitic access resistance. In addition, carrier concentration and hence horizontal conduction through the structure is increased complementing the self-aligned process in the reduction of parasitic resistances. Self-aligned devices of 70 nm gate length were fabricated and demonstrated excellent characteristics at both DC and RF including a peak transconductance of 1500 mS/mm and an fT of 270 GHz.

Item Type:	Article
Date Type:	Publication
Status:	Published
Schools:	Engineering
Publisher:	Elsevier
ISSN:	0167-9317
Last Modified:	23 Oct 2022 13:03
URI:	https://orca.cardiff.ac.uk/id/eprint/109542

Citation Data

Cited 8 times in Scopus. View in Scopus. Powered By Scopus® Data

Actions (repository staff only)

Edit Item