A thyristor based DC fault current limiter with inductor inserting-bypassing capability

Xu, Jianzhong, Zhao, Xibei, Han, Naizheng, Liang, Jun ORCID: https://orcid.org/0000-0001-7511-449X and Zhao, Chengyong 2019. A thyristor based DC fault current limiter with inductor inserting-bypassing capability. IEEE Journal of Emerging and Selected Topics in Power Electronics 7 (3) , pp. 1748-1757. 10.1109/JESTPE.2019.2914404

Preview

PDF - Accepted Post-Print Version Download (551kB) | Preview

Abstract

DC fault current limiters (FCL) are becoming increasingly important for the prompt DC fault clearance of modular multilevel converter (MMC) based HVDC grid. This paper proposes a hybrid FCL topology, in which the main current limiting circuit is composed of thyristors, capacitors and an inductor. Detailed theoretical analysis of the current limiting processes was carried out to check the electrical stresses. The relationship between the voltage stress and the current limiting time was analyzed, then a design method for the FCL parameters was provided. An effective method for fast bypassing the FCL inductor was proposed to reduce the energy dissipation when fault current is interrupted by a DC Circuit Breaker (DCCB). The dynamic performance of the proposed approach has shown that the proposed FCL can effectively limit the rate of rising of the DC fault current and reduce the energy dissipation.

Item Type:	Article
Date Type:	Publication
Status:	Published
Schools:	Engineering
Publisher:	IEEE
ISSN:	2168-6777
Date of First Compliant Deposit:	17 July 2019
Date of Acceptance:	29 April 2019
Last Modified:	06 Nov 2023 23:19
URI:	https://orca.cardiff.ac.uk/id/eprint/124279

Citation Data

Cited 56 times in Scopus. View in Scopus. Powered By Scopus® Data

Actions (repository staff only)

Edit Item