Coordinated ground fault suppression using feeder-side power router with active voltage regulation considering LINE impedance

Lai, Jinmu, Chen, Shishuai, Xiao, Fan, Liang, Jun ORCID: https://orcid.org/0000-0001-7511-449X, Yin, Xin and Yin, Xianggen 2026. Coordinated ground fault suppression using feeder-side power router with active voltage regulation considering LINE impedance. IEEE Transactions on Power Delivery 10.1109/tpwrd.2026.3716531

Preview

PDF - Accepted Post-Print Version Available under License Creative Commons Attribution. Download (7MB) | Preview

Abstract

With the expansion of cable-based distribution networks and the growing integration of power electronic devices, conventional arc suppression methods face increasing difficulty in addressing the complex characteristics of single-phase-to-ground faults. Additionally, control inaccuracies caused by line impedance significantly limit the effectiveness of existing active suppression technologies. To address these challenges, this paper proposes a coordinated ground fault suppression strategy for distribution networks that accounts for line impedance, by coordinating a substation-side arc-suppression coil (ASC) with feeder-side power router (PR) devices. First, the operational principles and coordination mechanism of the substation-side ASC and feeder-side PR are analyzed, and a capacity allocation scheme is developed to ensure efficient equipment utilization during the arc suppression process. Next, the influence of line impedance on arc suppression is examined under various PR installation positions and feeder ground fault scenarios. To overcome the limitations of conventional methods, a dual-impedance feedforward compensated active voltage arc suppression (DFC-AVAS) strategy is proposed. This method improves fault point voltage suppression by accounting for line impedances between the feeder-side PR and the substation bus, as well as between the substation bus and the fault point, within the zero-sequence voltage feedforward loop. Finally, the effectiveness of the proposed method is validated through simulation.

Item Type:	Article
Date Type:	Published Online
Status:	In Press
Schools:	Schools > Engineering
Additional Information:	RRS applied
Publisher:	Institute of Electrical and Electronics Engineers
ISSN:	0885-8977
Date of First Compliant Deposit:	7 August 2026
Last Modified:	07 Aug 2026 14:30
URI:	https://orca.cardiff.ac.uk/id/eprint/188703

Actions (repository staff only)

Edit Item