Cardiff University | Prifysgol Caerdydd ORCA
Online Research @ Cardiff 
WelshClear Cookie - decide language by browser settings

Closed loop digital design of active gate driver based power converter

Kumar, Manish ORCID: https://orcid.org/0000-0002-0616-3746, Feng, Zhengyang, Wang, Sheng ORCID: https://orcid.org/0000-0002-2258-2633, Sandell, Magnus and Ming, Wenlong ORCID: https://orcid.org/0000-0003-1780-7292 2024. Closed loop digital design of active gate driver based power converter. Presented at: 39th Annual IEEE Applied Power Electronics Conference and Exposition, Long Beach, CA, USA, 25-29 February 2024. 2024 IEEE Applied Power Electronics Conference and Exposition (APEC). IEEE, pp. 1135-1140. 10.1109/APEC48139.2024.10509512

Full text not available from this repository.

Abstract

Silicon-Carbide (SiC) MOSFETs have gained significant adoption in power converters due to their superior performance over their Silicon counterparts. Active gate drivers (AGDs) are emerging technologies to drive SiC MOSFETs for further enhancing the power converter’s efficiency and Electromagnetic Compatibility (EMC) performance, as they can generate precise gate waveforms to minimize voltage/current overshoots and oscillations in the driven device. This paper is focused on developing a Closed Loop Digital Design (CLDD) method to unleash AGDs’ full potential of optimizing the efficiency, and electromagnetic compatibility of using SiC MOSFETs in power converters. The CLDD design method comprises four stages: characterization, modeling, optimization, and verification. Experimental results present the characterization and modeling stages by conducting double pulse testing on the SiC MOSFET using a bespoke AGD at a drain voltage of 400 V and drain current of 10 A. An artificial neural network (ANN) based optimization is used to optimize the gate driving waveforms. The result demonstrates the successful damping of the drain current oscillation and overshoots during the turning on of the SiC devices while maintaining a favorable energy loss. Compared to traditional design methods, this also gives a fast and accurate design method for AGD-based power converters.

Item Type: Conference or Workshop Item (Paper)
Date Type: Published Online
Status: Published
Schools: Engineering
Publisher: IEEE
ISBN: 9798350316643
Last Modified: 10 Jun 2024 17:02
URI: https://orca.cardiff.ac.uk/id/eprint/169161

Actions (repository staff only)

Edit Item Edit Item