13-bit GaAs serial-to-parallel converter with compact layout for core-chip applications

Pirola, Marco, Quaglia, Roberto ORCID: https://orcid.org/0000-0003-3228-301X, Ghione, Giovanni, Ciccognani, Walter and Limiti, Ernesto 2014. 13-bit GaAs serial-to-parallel converter with compact layout for core-chip applications. Microelectronics Journal 45 (7) , pp. 864-869. 10.1016/j.mejo.2014.04.036

Full text not available from this repository.

Abstract

Design and characterization of a 13 bit serial-to-parallel converter in GaAs technology for smart antennas are presented. The circuit has been realized with NOR-based super-buffered enhancement/depletion logic, and optimized for a compact layout. The serial-to-parallel converter operates properly well above the 20 kHz design clock frequency.

Item Type:	Article
Date Type:	Publication
Status:	Published
Schools:	Schools > Engineering
Subjects:	T Technology > TK Electrical engineering. Electronics Nuclear engineering
Uncontrolled Keywords:	Serial-to-parallel converter; Gallium arsenide; Core-chip; Smart antenna; X-band
Publisher:	Elsevier
ISSN:	0026-2692
Last Modified:	01 Nov 2022 09:20
URI:	https://orca.cardiff.ac.uk/id/eprint/87616

Citation Data

Cited 8 times in Scopus. View in Scopus. Powered By Scopus® Data

Actions (repository staff only)

Edit Item